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Abstract 
It is reasonable to believe, that the world of tomorrow is a surge of the cyberspace, whose interface 
is knitted by enormous varieties of sensor electronic systems. Biomedical sensor systems gain 
special interests simply because they save lives. An implanted glucose sensor system 
acknowledges the diabetes patient a concentration increase before symptoms. A respiratory sensor 
system may alert the nurse when an apnea is detected. The mass occurrences of medical conditions 
are uploaded to the database and statistically studied, the results of which are utilized for gross 
prevention basis. 
A sensor system as such, usually consists of a transducer that converts the information of interest 
to electrical energy, a front-end amplifier that buffers the energy to a voltage signal, a data 
converter that digitize the signal and a transmitter that pass on the information. This dissertation 
will exclusively discuss the front-end amplifiers. As one of the most common types, a charge-
mode amplifier resolves charge amount with a RC fed-back voltage gain circuit configuration, 
standardly known as charge amplifiers. However, the conventional structure suffers from the 
tradeoff between leakage current tolerance and signal bandwidth while iterations and 
modifications in literature failed to address the issue efficiently.  
A novel approach is proposed in this dissertation that obliterates the aforementioned tradeoff and 
offers complementary benefits. The resiliency that this structure exhibits bolsters its feasibility to 
be incorporated in a wide spectrum of applications especially biomedical sensor systems. 
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Chapter 1  
Introduction 
1.1  Motivation 
The year of 2017, in which the most exposed index being artificial intelligence (AI), big data, 
internet of things (IoT), etc, implies something not only seemingly familiar: the internet plays a 
more significant role in people’s lives which tunes up the average product of labor, but also 
something new or nobody has ever visualized: the transition to a new stage of civilization [1].  
Intentionally or not, the advancement of technology is creating a bionic inorganic being whose 
mind being the AI algorithm, memory being the cloud server storing what we call big data, sensory 
system being IoT and the internet itself being its nervous system. As sketched in Figure 1.1, it 
monitors human lives with IoT, uploads these information to the cloud server through the internet, 
and feed the data to the AI algorithm to analyze. This machine is trained anytime and anywhere to 
make it better understand us. In return, it empowers us with unprecedented abilities that our 
ancestors can only imagine, such as monitoring our biomedical conditions in real time so that 
medical emergencies are reduced and recording calorie amount burnt during a workout so that a 
diet is more effective. These may sound commonplace to us, but academia proceeds faster than 
our imagination. Monkeys in the lab learn to remotely control bionic hands and feet though 
electrodes implanted in their brains. Paralyzed patients can operate a computer with their bionic 
limbs solely by their thoughts. Now it is encouraging to wonder if an experienced cyborg doctor 
in New York could operate a surgery in Beijing, by connecting her mind to the scalpel and 
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instrument, in the near future, or already a commonplace to the reader. Or maybe it will not even 
need a human doctor [2]. 
The training and response process between us and the cyber system requires enormous sensor 
nodes so that physical characteristics are comprehensible to the algorithm [1]. For example, the 
aforementioned abilities that we recently acquire are benefited from the innovations in the area of 
pressure sensor, temperature sensor, chemical sensor and neural sensor. Portability and reliability 
orient the sensor front-end electronics to be more and more compact, power saving and robust. 
In this dissertation, one of the most common types of electrical circuit that interfaces with 
transducers, namely, charge amplifier will be studied. The dilemma that conventional structures 
face will be addressed. A brand new structure is proposed to execute the functionality in a more 
efficient and robust way.  
 
 
 
Figure 1.1.  A rough illustration of the cyber system. 
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1.2 Organization 
This dissertation is composed of seven chapters. Chapter 2 will list four types of popular readout 
electronics mapping to their sensor signal types. Chapter 3 will concentrate on charge-mode 
transducer readout applications and review some enlightening prior arts. Chapter 4 will introduce 
the open-loop circuit architecture for charge signal acquisition along with its analytical and design 
methodology. Chapter 5 performs a low-frequency design with this topology. Chapter 6 fits this 
topology on particle detection applications. The dissertation will be concluded in Chapter 7. 
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Chapter 2  
Existing Arts of Sensor Readout Techniques 
A sensor referred in this work, is a device that detects physical property of interest and resolve it 
into electrical signal. Essentially, it converts one form of energy, which can be light, heat, chemical 
bond or motion into electrical energy and is also known as transducer. Normally these two terms 
are synonymous except for sometimes the sensor can also refer to the entire readout system.  
The resulting electrical signal can be in different forms too depending on the nature of the 
transducer. It can be an electrical signal such as voltage, current or charge, and it is sometimes in 
the form of resistance, reactance or impedance magnitude, and it can also be the strength of electric 
or magnetic field.  
The sensor front-end electronics, in most of the cases, are circuits that further convert the electrical 
signal that generated by the transducer into voltage signal, which is the easiest to be digitized.  
In this chapter, the readout circuits for four of the aforementioned signal type, namely, voltage, 
current, charge and resistance will be discussed since these four are the most common types that 
transducers generate.  
 
2.1 Voltage-Mode Sensor Signal Acquisition 
If the transducer generates a voltage signal itself, one may ask, why not digitize that signal directly. 
The answer to this question is twofold. First, the raw voltage signal is usually of an undesirable 
amplitude and/or on an undesirable scale. For example, a piezoelectric sensor may generate +/-
500 V under a force, while a typical application specific integrated circuit (ASIC) analog-to-
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digital converter (ADC) especially at higher process node samples voltage from 0 V to 1.2 V. In 
addition, if the sensor voltage signal is directly sampled, both the dynamic range and the resolution 
of the ADC are greatly degraded. Secondly, the custom designed ADC always assumes that the 
input signal has some driving capability, however, the output impedance of a sensor easily sits at 
several tens of mega ohms. It makes the signal integrity greatly degraded if the sensor voltage is 
directly sampled.  
Therefore, amplification and buffering are usually performed before sampling. 
One famous on-chip approach [3] is to implement a capacitive feedback configuration so that both 
of the aforementioned issues are resolved and low noise behavior can be achieved. The circuit 
configuration is presented in Figure 2.1.  
The diode-connected transistors M1-M4 are biased in deep ohmic region and behaves like 
extremely large pseudo resistors. The weak input voltage signal generated by the neural electrode 
is differentiated by C1, then the resulting current is integrated by C2. The voltage signal is then 
gained by the ratio of C1/C2 in mid band. It can be observed that the DC level at the input is isolated 
by C1 and output range can be easily defined according to the successive stage. The cut-off 
frequency is determined by C2 and the pseudo resistor values, while the bandwidth is limited by 
the operational transconductance amplifier (OTA) bandwidth and the capacitive gain.  
If the equivalent series resistance of M1 and M2 is Re, the low cut-off frequency can be expected 
to be 1/(ReC2). If we approximate the OTA as a single-pole system with transfer function: 
𝐴(𝑠) =
𝐴
1+
𝑠
𝑝
      ( 2.1 ) 
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where p represents the pole frequency in radian. 
The overall transfer function (mid to high band) can be predicted by solving: 
{
𝑠𝐶1(𝑉𝑖𝑛 − 𝑉𝜀) = 𝑠𝐶2(𝑉𝜀 − 𝑉𝑜𝑢𝑡)
𝑉𝜀 = −
𝑉𝑜𝑢𝑡
𝐴(𝑠)
    ( 2.2 ) 
where 𝑉𝜀 represents the error voltage between inputs, yielding: 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
(𝑠) =
𝐶1/𝐶2
(1+
𝐶1+𝐶2
𝐶2𝐴
)+
𝑠
𝐶2𝐴
𝐶1+𝐶2
∙𝑝
     ( 2.3 ) 
where 𝐴 represents the DC gain of the OTA. This implies that the bandwidth is limited by 𝑝′ =
𝐶2𝐴
𝐶1+𝐶2
∙ 𝑝. 
 
Vin
Vref
gm
Vout
M1 M2
M3
M4
C1
C1
C2
C2
 
 
Figure 2.1.  Capacitive-feedback voltage amplifier. 
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The transfer function can be plotted as shown in Figure 2.2. 
The mid band gain and the output swing is designed to favor the sampling range. 
 
2.2 Current-Mode Sensor Signal Acquisition  
If a PN junction is forward biased with fixed voltage, its current is a function of temperature. The 
feature is widely employed in on-chip power management and thermal management [4].  
Current output is generic for sensors that convert photon energy. Typical sensing device includes 
photodiode and silicon photomultiplier (SiPM). Photodiodes are widely adopted in applications 
among various industries, such as active pixel sensor (APS) in cell phone or camera, compact disc 
(CD) player, smoke detector and computed tomography (CT) scanner. SiPM is the core device for 
positron emission tomography (PET) scanners which is developed to detect cancer in an early 
phase. 
 
 
 
C1/C2
Vout/Vin
ω 1/(ReC2) p 
 
Figure 2.2.  Typical Bode plot of the neural amplifier. 
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Two common circuit techniques to resolve current signal are explained in this section, namely, 
trans-impedance amplifier and current conveyor.  
2.2.1 Trans-Impedance Amplifier (TIA) 
One typical way to acquire current signals is to implement a so called trans-impedance1 amplifier 
(TIA) configured as depicted in Figure 2.3.  
The photodiode generates a current pulse as excited by light. Ideally, the resulting current flows 
through Rf and a voltage level is obtained at the output. The output voltage and the input current 
are related through Rf, which is thereby referred to a trans-impedance.  
However, this operation is preserved only when the OTA2 exhibits a high gain. This can be 
observed by examining the input resistance and the transfer function of the TIA. 
The input impedance can be expected by configuring the structure shown in Figure 2.4. 
                                                 
1 To be rigorous, the configuration is really a trans-resistance amplifier. Resistive feedback configurations are referred 
to TIA by convention. 
2 A voltage amplifier is standard here. OTA is used here assuming its transconductance much larger than the feedback 
conductance.  
 
OTA
Rf
Vout
Iin
 
 
Figure 2.3.  TIA configuration resolving photodiode current signal. 
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If the OTA is approximated as a single-pole system as equation (2.1) and assuming infinite input 
impedance for the OTA, a Kirchhoff Voltage Law (KVL) can be performed in the loop of VT, Rf 
and the output: 
𝑣𝑇 − 𝑖𝑇𝑅𝑓 − (−𝐴(𝑠)𝑣𝑇) = 0     ( 2.4 ) 
Rearranging: 
𝑧𝑖𝑛 =
𝑣𝑇
𝑖𝑇
=
𝑅𝑓
1+𝐴(𝑠)
      ( 2.5 ) 
It can be observed here that the input impedance of the TIA is simply the feedback capacitance 
attenuated by roughly the OTA gain. This is desired since a low input impedance guarantees the 
integrity of the input current signal.  
On the other hand, the transfer function is obtained by solving: 
{
𝑖𝑖𝑛(𝑠)𝑅𝑓 + 𝑉𝜖 = 𝑣𝑜𝑢𝑡(𝑠)
𝑉𝜖 ∙ 𝐴(𝑠) = −𝑣𝑜𝑢𝑡(𝑠)
      ( 2.6 ) 
Resulting in: 
A(s)
Rf
Vout
vT
iT
 
 
Figure 2.4.  Input impedance calculation of the TIA. 
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𝑣𝑜𝑢𝑡
𝑖𝑖𝑛
(𝑠) =
𝑅𝑓
1+
1
𝐴
+
𝑠
𝐴∙𝑝
≅
𝑅𝑓
1+
𝑠
𝐴∙𝑝
     ( 2.7 ) 
It can be observed that, at DC or frequencies much lower than 𝐴 ∙ 𝑝 (also known as gain bandwidth 
product), the trans-impedance is Rf as desired. But for signals with frequencies close or greater 
than 𝐴 ∙ 𝑝, the transimpedance value is attenuated. For a typical low-power OTA designed in 130 
nm CMOS process, the gain-bandwidth product (GBW) is normally sitting at tens of mega Hertz, 
which implies an attenuation for higher bandwidth signals. Furthermore, as indicated in (2.5), as 
the gain is attenuated with signal frequency, the input resistance increases. This is not desired, 
since as frequency increases, either the photodiode parasites or the input-pair gate capacitance of 
the OTA can cause shunting problem if the input impedance is not attenuated low enough. 
According to (2.5), the impedance starts to degrade early at the first pole of OTA.  
For high frequency photons, for example, SiPM or nuclear particles, the signal attenuation problem 
can be alleviated by designing higher bandwidth OTA. The frequency dependence of the input 
impedance cannot be complied easily due to its strong dependence on the loop. This could be 
problematic especially at high frequencies when the parasitic impedance of the photodiode and/or 
the gate capacitance of the input pair drops drastically.  
2.2.2 Super Common Gate 
To avoid the strong frequency dependence on input impedance, an open-loop configuration known 
as super common gate is sometimes adopted. The conceptual schematic is drawn in Figure 2.5. 
The current signal inputs at the source of M1 and outputs at the drain of M4. If the MOS parasitic 
capacitances are ignored, the input resistance is expected to be: 
𝑟𝑖𝑛 =
1
𝑔𝑚1∙(1+𝑔𝑚2/𝑔𝑑𝑠2)
     ( 2.8 ) 
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which is quite an intuitive outcome. The small-signal source resistance is attenuated by the intrinsic 
gain of M2 due to the negative feedback.  
Sophisticated readers may come up with two questions. First, if the parasitic capacitance is taken 
into account, the gate-to-source parasitic capacitance of M1, Cgs1, and the gate-to-drain parasitic 
capacitance of M2, Cgd2, are acting as Miller capacitors, which may shunt input current from the 
source of M1 at high frequencies. Second, at frequencies greater than the dominant pole of the 
loop created by M1 and M2, the intrinsic gain is attenuated which degrades the input capacitance 
of this configuration. 
To answer these two questions, the critical parameters are quantified with the aid of Figure 2.6. 
The frequency at which the parasitic capacitance shunts the same amount of current as the source 
resistance is determined by equating: 
𝑔𝑚1 ∙ (1 +
𝑔𝑚2
𝑔𝑑𝑠2
) = |𝑠(𝐶𝑔𝑠1 + 𝐶𝑔𝑑2) ∙ (1 +
𝑔𝑚2
𝑔𝑑𝑠2
) + 𝑠𝐶𝑔𝑠2|   ( 2.9 ) 
Iout
M3
M1
M2
M4
Iin
VDD VDD
 
 
Figure 2.5.  Conceptual schematic of super common gate. 
12 
 
It is reasonable to assume that Cgs1>>Cgd2, Cgs1gm2/gds2>>Cgs2, so that (2.9) is reduced to: 
𝑔𝑚1 ∙ (1 +
𝑔𝑚2
𝑔𝑑𝑠2
) = |𝑠𝐶𝑔𝑠1 ∙ (1 +
𝑔𝑚2
𝑔𝑑𝑠2
) |    ( 2.10 ) 
Hence: 
|𝑠| =
𝑔𝑚1
𝐶𝑔𝑠1
= 𝜔𝑇     ( 2.11 ) 
which implies that even with the Miller capacitance, the parasitic capacitance will not start to cause 
problem until the transit frequency of the transistor. This could sit at tens of Giga Hertz.  
The dominant pole of the loop is observed at node A, whose time constant is roughly 
(Cgs1+Cgd2)/gds2. This implies a very wide band.  
Iout
M3
M1
M2
M4
Iin
VDD VDD
A
Cgs1
Cgd1
Cgd2
Cgs2
 
 
 
Figure 2.6.  Super common gate with critical paracitic capacitances 
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2.3 Charge-Mode Sensor Signal Acquisition 
2.3.1 General Consideration and Time Domain Behavior 
In many cases, although the sensor generates current, what we really care is its accumulation in 
time. For example, a polyvinylidence fluoride (PVDF) transducer change the directions of its 
internal dipoles in response to a temperature or a pressure variation so that large potential is created. 
It is discovered that its two surfaces generate current proportional to the temperature variation rate 
if close loop circuit is formed: 
𝐼𝑝(𝑡) = 𝑝𝑄𝐴
𝑑𝑇
𝑑𝑡
      ( 2.12 ) 
where pQ is the pyroelectric coefficient, A is the area of the PVDF transducer, and Ip is the current 
generated by the transducer due to the varying temperature. Nevertheless, the absolute temperature 
difference is more of an interest. This can be obtained by rearranging (2.12): 
∫ 𝐼𝑝𝑑𝑡 = ∫𝑝𝑄𝐴 𝑑𝑇     ( 2.13 ) 
Hence, 
∆𝑇 =
∆𝑄𝑝
𝑝𝑄𝐴
     ( 2.14 ) 
which implies a linear relationship between temperature variation and the charge generated over 
time. Therefore, the frontend circuit should be able to build a linear relationship between voltage 
and charge instead of current this time. In other words, the circuit should be able to integrate the 
input current into voltage.  
A generic way of doing so is sketched in Figure 2.7. 
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The combination of Rp and Cp represents the parasitic impedance of the sensor. The current signal 
generated by the sensor is integrated by Cf, and the resulting voltage signal is buffered to the output. 
The feedback resistor Rf simply provides a DC bias point, performing the same function as M1 and 
M2 in Figure 2.1. Again, in order to exhibit correct integration behavior, the time constant 
represented by RfCf must be much longer than one period of the signal frequency. Such that: 
∆𝑉𝑜𝑢𝑡 =
1
𝐶𝑓
∫ 𝐼𝑠𝑒𝑛𝑠𝑜𝑟𝑑𝑡     ( 2.15 ) 
Specifically for the PVDF sensor mentioned above, substituting (2.15) into (2.14): 
∆𝑇 =
∆𝑉𝑜𝑢𝑡𝐶𝑓
𝑝𝑄𝐴
      ( 2.16 ) 
The temperature change is therefore translated into voltage change. 
Since the nature of charge is similar to that of current, it is reasonable to argue that the feedback 
configuration faces similar issues as trans-impedance3 amplifiers.  
                                                 
3 Trans-resistance rather. A conventional charge amplifier can be considered as trans-capacitance amplifier. They 
literally are subsets of trans-impedance amplifier.   
Rf
Cf
Vout
Sensor Model
Rp Cp Isensor
 
 
Figure 2.7.  Configuration of conventional charge amplifier. 
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Consequently, an open-loop-architecture charge amplifier counterpart of the conventional 
feedback configuration is proposed in this work, though the idea is inspired by low frequency 
application. The detailed description and analysis is presented in Chapter 4. 
2.3.2 Frequency Domain Behavior 
In frequency domain, if a single-tone sinusoidal current wave with amplitude Ii is to pass through 
the charge amplifier system, as shown in Figure 2.8, we investigate the relation between current 
wave frequency and RfCf, which is necessitated by the system to perform current integrating 
functionality.  
The system transfer function or trans-impedance function4 can be described as: 
𝐻(𝑗𝜔) =
𝑅𝑓
1+𝑗𝜔𝑅𝑓𝐶𝑓
     ( 2.17 ) 
The output signal can be therefore written as: 
                                                 
4 For trans-impedance amplifiers, transfer function and trans-impedance function are synonyms. 
Ii*cos(w0t)
H(jw) Vo
Rf
Cf
 
 
Figure 2.8.  Charge amplifier response to sinusoid with single frequency. 
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𝑉𝑜(𝑗𝜔) = 𝐼𝑖𝜋(𝛿(𝜔 − 𝜔0) + 𝛿(𝜔 + 𝜔0)) ×
𝑅𝑓
1+𝑗𝜔𝑅𝑓𝐶𝑓
=
𝜋𝐼𝑖𝑅𝑓
1+𝑗𝜔0𝑅𝑓𝐶𝑓
𝛿(𝜔 − 𝜔0) +
𝜋𝐼𝑖𝑅𝑓
1−𝑗𝜔0𝑅𝑓𝐶𝑓
𝛿(𝜔 +𝜔0)  
( 2.18 ) 
If the signal frequency is much greater than the frequency implied by 1/ RfCf, or 𝜔0𝑅𝑓𝐶𝑓 ≫ 1, 
equation (2.16) degrades to: 
𝑉𝑜(𝑗𝜔) =
𝐼𝑖
𝜔0𝐶𝑓
𝑗𝜋(−𝛿(𝜔 − 𝜔0) + 𝛿(𝜔 + 𝜔0)) = 𝐹
−1(
𝐼𝑖
𝜔0𝐶𝑓
sin𝜔0𝑡)    ( 2.19 ) 
As described in (2.17), if the signal frequency 𝜔0 ≫
1
𝑅𝑓𝐶𝑓
, the output voltage of the system is a 90-
degree phase-lagged sinusoidal wave with the same frequency and amplitude inversely 
proportional to 𝜔0𝐶𝑓, signifying an integration process. 
Graphically, as shown in Figure 2.9, a transfer function with a single pole at origin is desired for 
sake of current integration. However, such system is lack of robustness in real electrical circuits 
because the DC point is not well-defined. A charge amplifier is therefore configured to approach 
the ideal integrator within a certain frequency range. For example, with the same feedback 
capacitance C, charge amplifier with feedback resistance R1 is able to mimic integrator at a lower 
frequency than that with R2.  
 
 
Figure 2.9.  Frequency-domain Graphical illustration of charge amplifier approaching an integrator. 
ZT
ω 
1/(R1C)
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0 dB
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1/(R2C)
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The proposed structure further manipulates the transfer function. We will get back to this in 
Chapter 4.  
 
2.4 Resistance Readout 
Electrochemical glucose biosensors are able to decompose blood glucose to smaller chemical 
compounds and free electrons, so that the conductivity of blood has changed. This conductivity 
change can be recorded by frontend electronics.  
One typical chemical process that the sensor impacts the solution can be illustrated as follow: the 
Dglucose is first decomposed to gluconolactone and hydrogen peroxide by bio-catalyst 
glucose oxidase (GOD), which is an enzyme forming the electrode: 
𝛽 − 𝐷 − 𝑔𝑙𝑢𝑐𝑜𝑠𝑒
𝐺𝑂𝐷
→  𝑔𝑙𝑢𝑐𝑜𝑛𝑜 − 𝛿 − 𝑙𝑎𝑐𝑡𝑜𝑛𝑒 + 𝐻2𝑂2     ( 2.20 ) 
One unit of hydrogen peroxide is then catalyzed by platinum and decomposed to oxygen, water 
and two units of electrons: 
𝐻2𝑂2
𝑃𝑡
→ 𝑂2 +𝐻2𝑂 + 2𝑒
−     ( 2.21 ) 
For a given volume of solution, the glucose concentration is therefore proportional to the free 
electron density, thus the conductivity of the solution. As a result, the monitoring of glucose 
concentration breaks down to the monitoring of solution conductivity. 
Three-electrode-based model is a common implementation for this application. As shown in Figure 
2.10, the sensor is composed of a working electrode (WE) in platinum covered with GOD, a 
reference electrode (RE) in Ag/AgCl and a counter electrode (CE) also in platinum. When a fixed 
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voltage potential between the WE and the RE is maintained, a current proportional to the chemical 
concentration will flow through WE and CE if a close loop circuit is formulated.  
The readout circuit is therefore designed as shown in Figure 2.11. 
The circle in the Figure 2.11 represents the sensor in the solution as in Figure 2.10. The fixed 
voltage potential between WE and RE is established by VDD and a known voltage reference 
buffered by an error amplifier. Transistor MP1 act like a source follower. Its gate is tuned by the 
error amplifier such that it generates a current making the voltage drop between WE and RE equals 
VDD-Vref. Therefore, the current coming out of the drain of MP1 should equal to: 
𝐼𝑜𝑢𝑡 =
𝑉𝐷𝐷−𝑉𝑟𝑒𝑓
𝑅𝑆
     ( 2.22 ) 
where RS represents the solution resistance under test. As explained before, this output current is 
proportional to the glucose concentration of the solution.  
At this point, the physical characteristic, which is the glucose concentration for this case, has been 
translated to a current value. According to section 2.2, this could be further translated to voltage 
domain with a TIA or super common gate. However, typically, the glucose concentration changes 
WE RE CE
 
 
Figure 2.10.  Conceptual resistive sensor setup. 
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at an extremely slow rate. Converting it to voltage signal and then sampling with an ADC is 
superfluous.  
The resulting digitalization method is widely employed in audio processing and on-chip power 
management applications, namely pulse width modulation (PWM), although the realization is not 
exactly the same.  
The idea is to adopt a regenerative current controlled oscillator, so that the output is a square 
voltage wave, whose frequency contains the information of interest. 
  
Vref
Iout
VDD
RE
WE
CE
MP1
 
 
Figure 2.11.  Resistive readout circuit technique. 
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Chapter 3  
Prior Art on Charge-mode Transducer Readout 
Charge-mode transducers are common in many applications. A typical family of it is radiation 
semiconductor detectors. They convert photons or charged particles into eletron-hole pairs, whose 
charge amount is proportional to energy of the particles. The radiation energy is therefore mapped 
by the charge quantity generated from the detector. The frontend electronics for these detectors 
always contain a capacitive feedback circuit at the very front to integrate the out-coming detector 
current over time into a voltage value. The radiation energy spectrum is therefore obtained by 
examining the voltage amplitude spectrum. The current pulses created by these detectors usually 
fall in the frequency range of several hundred kilohertz to tens of megahertz and amplitude in Pico 
ampere range. The frontend integrator is commonly known as a charge-sensitive preamplifier.  
Some current-mode transducer whose current amplitude is proportional to the changing rate of 
subject of interest can also be considered as charge-mode transducer, because the subject value 
has to be plotted by integrating the transducer current. For example, a piezoelectric transducer may 
produce current proportional to the variation rate of enforced pressure. These variation rate usually 
change slowly over time, so that current signals in these applications fall in the frequency range of 
0.1 Hz to 100 Hz and amplitude of Nano ampere. The resulting readout circuits are also loosely 
called charge amplifiers.  
The performance metrics of the readout circuit are highly oriented by the nature of the transducer 
output signal. In particle detector systems, since the signals are weak and fine resolution of the 
radiation energy is desired, electronics noise tends to be the paramount design aspect. Meanwhile, 
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in piezoelectric readout circuits, charge moves in plenty and the pattern of charge amount variation 
is desired, so that linearity is usually a major concern.  
In this chapter, typical designs of both applications will be discussed. In low-frequency continuous 
monitoring charge amplifier designs, on-chip method of realizing the resetting path is always a 
challenge. Efforts have been made to realize Giga-Ohm resistance on chip. Some of the innovating 
ideas will also be described and analyzed in this chapter. 
 
3.1 Charge-Sensitive Pre-amplifiers in Particle Detectors 
Particle detector circuit is the core frontend electronic block for many applications including but 
not limited to astronomical imaging, medical imaging, detection of X-ray fluorescence and 
detection of gravity waves. These detectors involve a transducer that converts the particles of 
interest into charge pairs (electron and hole), which are integrated by the charge-sensitive pre-
amplifier and further processed by the subsequent stages. As in positron emission tomography 
system, patients are injected with drug containing 𝛽+  emitting isotope. The drug is greatly 
absorbed by the cancer cell. As the isotope decay, it emits 𝛽+, which further annihilates with e- 
from tissue, forming 511 keV photon pair travelling in the opposite direction. The transducer, 
which is usually silicon photomultiplier, senses the photon energy and converts it into an electric 
current pulse. The front-end electronics is therefore employed to translate the pulse into energy 
and time coincidence so that the cancer cells can be tracked and imaged. Specifically, the charge 
amount, which is proportional to the photon energy, can be obtained by integrating the current 
pulse with a charge-sensitive pre-amplifier.  
This family of circuit adopts rather a universal system structure, which is simplified in Figure 3.1. 
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The charge signal, which flows out of the detector in the form of current, is collected and integrated 
by the capacitor, Cf, and produce a voltage output whose amplitude is proportional to the input 
charge amount. As shown in the figure, the resulting output voltage usually exhibits a fast peak 
and followed by a long settling behavior. These shows two obvious disadvantages: the fast peaking 
voltage amplitude is very sensitive to electronics noise; the long settling behavior limits the 
measurement rate where closely occurred events are subject to overlap. The pulse shaping stage is 
designated to accommodate these problems.  
In a time domain sense, the simplest pulse shaper contains a differentiator and integrator. The 
differentiator translates long-settling trend within a shorter time. The integrator slows down the 
fast peak and averages out the high-speed noise in an expanded measurement time.  
In the sense of frequency domain, the shaper actually acts as a band-pass filter, where the 
differentiator being the high-pass filter while integrator is the low-pass filter. The signal-to-noise 
RST
Pulse Height 
Evaluation
Cf
CSA Pulse ShaperTransducer
 
 
Figure 3.1.  Widely adopted particle detection system configuration. 
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ratio (SNR) is improved by limiting the noise bandwidth without compromising the signal 
bandwidth.  
The resulting pulse has a gradually rounded maximum and a faster settling behavior. There is 
always tradeoffs between SNR, measurement time, bandwidth and counting rate. The design of 
the shaper is usually application specific.  
The height of the resulting pulse is then analyzed and digitized by the subsequent stages. An 
imaging detector front-end usually employs array of thousands of this channel. The resolution of 
the detector frontend is defined by the minimum differential input charge amount between the 
channels that the electronics can distinguish. This is determined by the electronics noise. 
Equivalent noise charge (ENC), as the common measurement of noise for these systems, is defined 
as a known input signal charge amount that makes the SNR unity.  
The charge-sensitive pre-amplifier, as the first stage of the system, plays an important role on the 
noise performance. A popular topology is illustrated in Figure 3.2.  
 
Vbias
Qin
Vmid
Vmid
Vout
Cf
Rf
Vb
 
 
Figure 3.2.  Circuit topology of a folded cascode CSA. 
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It is essentially a folded cascode high-gain stage followed by a source-follower voltage buffer. The 
integrating capacitor feeds back to the input from the high impedance node while the resistive 
feedback path is created between the input and the source follower.  
The noise mechanism of this structure has been studied quite thoroughly. As a rule of thumb, an 
extremely large-aspect-ratio input transistor is normally desired so that the noise created by the 
entire amplification stage is minimized by the resulting large input transconductance when 
referring back to the gate.  
The noise bandwidth of the charge amplifier can be perceived by analyzing the configuration 
shown in Figure 3.3.  
Here, it is reasonably assumed that the folded cascode stage has a gain of A(s) over frequency, and 
a gain-bandwidth product of GBW. The inverting input node represents the gate of the input 
transistor while the non-inverting input represents the source node. Writing Kirchhoff's current 
law (KCL) at the inverting input: 
(𝑣𝑛 −
𝑉𝑜
𝐴(𝑠)
) 𝑠𝐶𝑑 = [𝑉𝑜 − (𝑣𝑛 −
𝑉𝑜
𝐴(𝑠)
)](𝑠𝐶𝑓 +
1
𝑅𝑓
)      ( 3.1 ) 
Cf
Rf
Rd Cd
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Figure 3.3.  Noise equivalent schematic of CSA. 
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Solving (3.1) for: 
𝑉𝑜
𝑣𝑛
=
𝐶𝑑
𝐶𝑓
⁄ +1+
1
𝑠𝑅𝑓𝐶𝑓
𝐶𝑑
𝐶𝑓
⁄ ∙
1
𝐴(𝑠)
+(1+
1
𝐴(𝑠)
)(1+
1
𝑠𝑅𝑓𝐶𝑓
)
       ( 3.2 ) 
It can be observed from (3.2) that: 
𝑉𝑜
𝑣𝑛
=
{
 
 
 
 
1,   𝑓𝑜𝑟 𝑠 ≈ 0 
𝐶𝑑
𝐶𝑓
+ 1,   𝑓𝑜𝑟 
1
𝑅𝑓𝐶𝑓
≪ |𝑠| ≪ 𝐺𝐵𝑊
1
2
(
𝐶𝑑
𝐶𝑓
+ 1),   |𝑠| =
𝐶𝑓
𝐶𝑑+𝐶𝑓
∙ 𝐺𝐵𝑊
     ( 3.3 ) 
According to (3.3), the noise passband can be drawn as shown in Figure 3.4. 
The low cutoff frequency, 
1
𝑅𝑓𝐶𝑓
 is usually low because Rf should be high enough to maintain 
charge-to-voltage conversion integrity. Moreover, the noise is not actually attenuated at low 
frequencies because the transfer function is only degraded to 0 dB. On the other hand, the high 
cutoff frequency could be high as the GBW of the folded cascode stage is usually high. 
1+Cd/Cf
ω 1/(RfCf)
Noise Gain
GBW*Cf/(Cd+Cf)
0 dB
 
Figure 3.4.  Noise band of CSA. 
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It can be concluded that the noise band of the charge-sensitive pre-amplifier exhibits an 
unnecessary width compare to the signal bandwidth, so that pulse shaping (filtration) process is 
necessary. 
 
3.2 Low-Frequency Charge Amplifiers and On-chip High Pseudo Resistance 
Methods 
In particle detector applications, the signal is really a short current pulse, whose duration varies 
from 100 pico seconds for thin Si sensors to tens of micro seconds for inorganic scintillators [5]. 
With a typical capacitor size (around 1 pF), implementing a resetting path on-chip complying with 
this period is a trivial task. However, as the operating frequency goes down, for applications such 
as pressure, temperature and neural sensors, the periods of the resulting current signal are much 
longer. Since the on-chip capacitor value is limited by area or no reliable pseudo capacitance 
technique available, the resistance has to be extremely large if continuous resetting is desired. 
Realizing a large on-chip resistance is therefore a major topic in these applications.  
In this section, several enlightening designs are reviewed for exotic ways to realize large on-chip 
capacitors that appeared in literature. Their drawbacks will be pointed out. 
Applications such as acceleration, force and humidity [6] usually adopts capacitive transduction. 
As mentioned in section 2.3, the electronics that resolve these signals are also charge amplifiers, 
simply because if a fixed voltage bias is applied across the capacitor under test, the change of 
capacitance value is proportional to that of stored charge.  
An audio receiver application that uses capacitive transducer is introduced in [7]. The proposed 
charge amplifier features a continuous resetting strategy realized by Fowler-Nordheim tunneling 
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and channel hot-electron injection, which are basically an electron pump-in method and an electron 
drain-out method, respectively. A bipolar DC current path is created by these two mechanisms 
such that the capacitive feedback is reset continuously. Figure 3.5 shows the schematic of the 
structure. 
As described in [7], the floating gate node, or the inverting node is pumped in and out electrons 
by the tunneling junction and injection pFET, respectively. The floating gate voltage Vfg is 
constantly auto-zeroed if equilibrium is reached [8] [9]. The output voltage is therefore reset to 
mid-rail. The injection current is dynamically controlled to compensate leakage current while the 
tunneling voltage is kept constant. The test results exhibit time constants of 5 and 30 seconds for 
injection and tunneling, respectively, which imply an equivalent pseudo resistance on the order of 
1012 . 
This work makes use of the advanced studies on device physics to realize very large pseudo 
resistance on-chip without consuming large area. The resulting circuit achieve good SNR and low 
power consumption, however the drawbacks are also obvious. 
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Figure 3.5.  Structure proposed in [7]. 
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Firstly, the supply rail has to be high (6.5 V) to generate the injection current while the tunneling 
voltage potential across the MOS capacitor has to be even higher (13 V) to pump in enough 
electrons. These are usually not accessible in on-chip systems. If the high tunneling voltage is to 
be generated by on-chip charge pump, the power budget will increase. 
Secondly, the resulting pseudo resistance is excessively large for the audio band (20 Hz~20 kHz). 
In addition, the reset only happens at the floating node. These decrease the leakage current 
tolerance of the circuit. The soft reset also inherits the circuit with high sensitivity to ambient noise 
and electromagnetic interference so that the test has to be performed in a metal shield. 
Lastly, the two mechanisms suffer from electromigration and device aging [9] [10], which make 
the structure less reliable.  
The constraints mentioned above greatly limit the viability of this topology and make it less 
attractive to a lot of applications. 
Another excellent innovation is exercised in [11] as a part of a trans-impedance amplifier (TIA) 
design for impedance spectroscopy application. For traditional TIAs, both the noise performance 
and the conversion gain are positively related to the feedback resistance value. However, large on-
chip physical resistor is not realistic. An integrator-differentiator cascade system is proposed for 
boosting resistance value as shown in Figure 3.6. 
The resulting equivalent resistance is calculated to be: 
𝑅𝑓𝑒 =
𝐶𝑑
𝐶𝑖
∙ 𝑅𝑑      ( 3.4 ) 
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This involves an integrator (charge amplifier) design, where the realization of large resetting 
resistor for low frequency operation while regulating the DC level against standing current 
(synonym to dark current and leakage current) becomes a dilemma.  
The authors proposed a transfer function manipulation technique to address the problem. The 
schematic is redrawn in Figure 3.7.  
RST
ZDUT
Vdc
Vs
Ci
Cd
Rd
Vout
 
 
Figure 3.6.  TIA implemented by cascading integrator and differentiator. 
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Figure 3.7.  Charge amplifier with low cutoff frequency realized by transfer function manipulation on 
the resetting path. 
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The proposed charge amplifier consists of a voltage amplification stage A, a feedback capacitor Ci 
and a reset path composed of Rdc and a system with arbitrary transfer function H(s). Following the 
schematic, if reset path is regarded as feedback and the capacitor as feedforward, one can derive 
the loop gain as: 
𝑇𝑙𝑜𝑜𝑝 = −
𝐻(𝑠)𝐴
𝑠(𝐴+1)𝑅𝑑𝑐𝐶𝑖+1
     ( 3.5 ) 
If H(s) equals one, meaning that the arbitrary system is just a wire, the proposed structure degrades 
to a simple charge amplifier as shown in Figure 2.7. If that is the case, the loop gain degrades to 0 
dB as frequency approaches 
1
𝑅𝑑𝑐𝐶𝑖
, after which the feedback lose control and the signal is dominated 
by the capacitor. The bode plot of the loop transfer function is roughly pictured in Figure 3.8 (a). 
Now consider a transfer function H(s) with arbitrary pole and zero located as depicted in Figure 
3.8 (b). If both the pole and zero frequencies are set much lower than 
1
𝑅𝑑𝑐𝐶𝑖
, stability is guaranteed. 
If H(s) has an attenuation factor of g at high frequencies, the combinational Bode plot can be 
redrawn as shown in Figure 3.8 (c). 
The magic of the modified bode plot is twofold. On one hand, at DC or low frequencies, the loop 
gain is boosted by |H(0)| so that the DC level is better regulated by the resistor, or an equivalent 
resistance of 𝑅𝑑𝑐/|𝐻(0)| is realized. On the other hand, the unity-gain frequency is advanced by 
g, so that capacitor pass band is advanced, or an equivalent resistance of gRdc is realized at high 
frequencies. The resistor Rdc is also not a physical one, rather it is realized by I-V manipulation.  
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Figure 3.8. Feedback function (a) without pole-zero manipulation, (b) of the manipulation block itself 
and (c) with pole-zero manipulation 
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As shown in Figure 3.9, since the two diode connected PMOS transistors have the same potential 
on their respective terminals, their drain current relationship is simply dependent on their aspect 
ratios. For this figure, transistor M1 is 150 times wider than M2, so that the drain current is 150 
times larger. Consequently, the current observed at the drain of M2 is 150 times smaller than that 
flows across Ratt. This effectively exhibits a resistance of 150Ratt. 
The arbitrary transfer function is realized by the circuit configuration shown in Figure 3.10. 
The transfer function can be derived as: 
𝑉𝑜
𝑉𝑖
= −
𝐴(1+𝑠𝑅𝑎𝐶2)
1+𝑠𝑅𝑎(𝐶2+(1+𝐴)𝐶1)
    ( 3.6 ) 
which can be plotted in Figure 3.11. 
As discussed before,  
𝛾 ≈
𝐶1
𝐶2
      ( 3.7 ) 
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Figure 3.9.  Schematic that magnifys resistance by current attenuation. 
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With only circuit analysis methods, this idea achieved 1011- on-chip resistance in expectable 
range while improved the standing current handling capability. It bypassed this tradeoff by 
manipulating the transfer function so that feedback resistance is attenuated at low frequencies 
while amplified at operating frequencies.  
The work presented in [11] resolves the common dilemma without using any exotic device. 
However, the power consumption is huge and the circuit architecture is intricate. These are 
affordable to impedance measurement application as it is designed for, but it may not be adaptable 
to other applications, especially low power ones.  
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Figure 3.10.  Circuit schematic that creates arbitrary transfer function. 
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Figure 3.11.  Realized arbitrary transfer function on bode plot. 
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Chapter 4  
Open-Loop Charge Amplifier 
In response to the drawbacks inherited from the conventional charge amplifiers and the shortages 
exhibited by the modifications in literature, an alternative structure is proposed to approach the 
issues. The novel design offers predictable large pseudo resistance over wide frequency band, 
strong tolerance to leakage current, low power consumption and compactness.  
Section 4.1 introduces the concept and explains the idea while section 4.2 mathematically 
formulates the structure. An example circuit is designed and simulated in section 4.3 in 
replacement of the conventional charge amplifier implementation of a specific application, also, 
as a verification of the concept and mathematical models. The prototype was fabricated and the 
measurement results are presented in section 4.4. 
 
4.1 The Concept of Open-loop Charge Integration 
The conventional charge amplifier configuration is redrawn in Figure 4.1, which is also the 
universal track that peer follows.  
As indicated in Figure 4.1, the high-gain loop is liable of achieving five functionalities which are 
listed hereafter. DC wise, it forms correct bias level both at the input and the output. AC wise, it 
absorbs current signal at the input, integrate it and provide enough driving capability at the output.  
Radically, to translate the functionalities of a circuit which is generically considered to be a charge 
amplifier into electronics terms, it has low input and output impedance at both DC and AC, and it 
integrates current (not necessarily low resistance at the input).  
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Generically, when it is argued that the transistor amplifiers suffer from the tradeoff between gain 
and bandwidth, it is assumed that the signal current drops on the same resistive component which 
defines both voltage gain and the first pole. This resistive component is usually the drain resistance 
of a transistor. However, in radio frequency LNA designs, this is seldom mentioned because in 
most of the cases, the quality factor is limited by the parasitic resistance of the physical 
conductance rather than the drain resistance.  
Similarly, conventional charge amplifiers suffer from the tradeoff between bandwidth (large 
feedback resistor) and leakage current tolerance (small feedback resistor) because the two 
functionalities of integration and DC bias share the same path. It can be graphically visualized in 
Figure 2.9: a lower cutoff frequency needs to be realized by larger feedback resistor, which leads 
to worse leakage current tolerance. If the five functionalities aforementioned are unbundled from 
the same heavily loaded loop, the problems may migrate.  
A conceptual block diagram is depicted in Figure 4.2, which illustrates the unbundled 
functionalities.  
Rf
Cf
Vout
Qin
 
 
Figure 4.1.  Universal configuration of a charge amplifier. 
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Since the high-R node connected only to a grounded capacitor, a regulation block is needed to 
provide a predictable DC level.  
Implementation-wise, it is quite straightforward to relate the impedance transformer block to 
current mirror. The DC regulation block could be conceptually realized as a unity-gain voltage 
buffer, whose bandwidth is less than the signal frequency, as shown in Figure 4.3.  
Current integration is guaranteed by making the drain resistance of M2 much higher than the 
reactance of Cint at operating frequencies, or 
2𝜋𝑓𝑜𝑝𝐶𝑖𝑛𝑡
𝑔𝑑𝑠,𝑀2
≫ 1      ( 4.1 ) 
The high-R node is therefore created by the incremental resistance of M2 and the output resistance 
of the unity-gain buffer. 
Then, the amplifier has to be specified out such that it provides high gain at DC, unity-gain 
bandwidth less than operating frequencies and exhibit resistive output only and resistance similar 
 
 
Figure 4.2.  Conceptual block diagram of proposed charge amplifier configuration. 
 
Impedance transformer
Low Z
DC Regulation
Cint
High R
Voltage 
Buffer
Qin
VoutVint
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to or greater than the drain resistance of M2. This means that the amplifier must have a dominant 
pole not at the output node. By connecting the capacitor and M2, it effectively assigned a second 
pole 
𝑔𝑑𝑠,𝑀2
𝐶𝑖𝑛𝑡
 to the amplifier at the output. Thus, in addition, the amplifier has to be stable even with 
the added second pole. 
It is an instinct for designers to wonder if a two stage OTA with Miller compensation could 
function as required. However, the Miller capacitor will load the integration node, which causes 
charge-conversion inaccuracy. A voltage-buffered one is possible, but the output stage has to be 
carefully designed to exhibit high resistivity and the power consumption may be superfluous.  
A simple two-stage OTA is proposed to specifically target the requirements in an efficient way.  
As shown in Figure 4.4, the OTA contains a common drain (source follower) stage followed by a 
common source. The DC gain is provided by the common source stage. Although attenuated by 
the common drain stage, the DC gain can be still much greater than unity. The dominant internal 
pole is built at the output of the common drain stage with a large capacitor to ground, which could 
Vb
M1 M2
A(s)
Cint
Voltage 
Buffer
Vout
Vint
 
 
Figure 4.3.  Conceptual circuit schematic of proposed charge amplifier configuration. 
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be off-chip, if necessary. The dominant pole is responsible for attenuating the gain to unity before 
operating frequency is reached while maintaining stability with necessary compensation. The 
common source transistor must exhibit a drain resistance similar to or greater than that of PMOS 
M2 in Figure 4.3. 
It is foreseeable that the challenge of this design comes chiefly from the dominant pole for low-
frequency operations: it has to be low enough to sufficiently attenuate the gain while the output 
resistance of a common drain stage is usually low. 
The resulting conceptual structure is depicted in Figure 4.5.  
As described before, the structure dissembled the functionality bundle of the feedback path in a 
traditional charge amplifier and assigned them to independent structures: the diode connected 
current mirror forms low input impedance, output voltage buffer guarantees the output impedance 
and the internal structure takes care of the charge integration and DC bias. 
As expected, since the functions are separate, the realization of large resistance at the integration 
node is independent of making the input resistance low.  
M1
M2
CF
Vin
Vout
 
 
Figure 4.4.  OTA schematic for DC regulation. 
 
39 
 
It can also be noticed from Figure 4.5 that the capacitor for charge integration is no longer within 
a feedback configuration, which implies that signal bandwidth is no longer limited by the 
bandwidth of a gain stage. It is accordingly named as open-loop charge amplifier, or for simplicity, 
charge conveyor. 
 
4.2 Design Considerations and Mathematical Model 
For a particular on-chip application reading the charge value, the design parameters can be 
determined as follow. Since the signal frequency of the transducer is known and the maximum on-
chip capacitor is constrained by the area, the minimum resistance the impedance transformer and 
the two-stage OTA output should provide is determined, or 
𝑓𝑜𝑝 ≫
1
2𝜋𝑟𝑜𝐶𝑖𝑛𝑡
      ( 4.2 ) 
M2
Cint
Vint
M1
M3
M4
CF
Voltage 
Buffer
Vout
 
 
Figure 4.5.  Circuit realization of the proposed idea. 
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where fop represents operating frequency, ro represents the resistance created by both the 
impedance transformer and the OTA output, and Cint represents the capacitor for integration. If ten 
times is enough, then  
𝑓𝑜𝑝 =
10
2𝜋𝑟𝑜𝐶𝑖𝑛𝑡
      ( 4.3 ) 
At the same time, the desired output swing is also determined by Cint, 
𝑛𝐼𝑠𝑤
2𝜋𝑓𝑜𝑝𝐶𝑖𝑛𝑡
=
3
4
𝑉𝐷𝐷      ( 4.4 ) 
where Isw represents the rated maximum current swing of the transducer, VDD is the power rail and 
¾ is an arbitrary factor depends on desired output voltage swing to prevent saturation or maximize 
SNR, and n is the current copying factor thanks to the current mirror structure. This flexibility 
greatly eases the task to accommodate both (4.3) and (4.4) at the same time.  
The internal dominant pole can be roughly determined by writing: 
𝜔𝑝1 ≤
1
𝑟𝑜𝐶𝑖𝑛𝑡
𝐴𝑠𝑓𝑔𝑚,𝑀3𝑟𝑜
=
1
𝐴𝑠𝑓𝑔𝑚,𝑀3𝑟𝑜
2𝐶𝑖𝑛𝑡
     ( 4.5 ) 
where Asf represents the gain of the source follower, normally between 0.5 and 1, and gm,M3 
represents the transconductance of the common source transistor. The graph depicting the loop 
gain in frequency domain is shown in Figure 4.6.  
This guarantees that the large resistance at the integration node is not attenuated by the loop and 
at the same time, the feedback loop maintains at least a 45-degree phase margin. 
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According to the transducer leakage current and interface parasitic capacitance rating, the input 
impedance can be independently specified.  
𝑍𝑖𝑛 ≈
1
𝑔𝑚,𝑀1
      ( 4.6 ) 
The current mirror input is able to tolerate high level of leakage current and the input resistance 
can be further reduced by employing super common gate structure. 
 
4.3 Example Circuit and Analytical Methods 
The proposed structure is examined for a particular application.  
A charge amplifier is realized on board in Figure 4.7. A PVDF transducer generates current whose 
amplitude is proportional to ambient temperature variation rate. In other words, the temperature 
Loop Gain
ω 
wp1 2pfop/10
Asfgmro
0 dB
2pfop
 
Figure 4.6.  Frequency domain arrangemen of the proposed structure. 
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pattern can be plotted by the charge amount delivered by the transducer [12] [13]. The circuit in 
Figure 4.7 is originally configured [14] on board with discrete components to readout temperature 
variation of a fluid flow. The current signal contains main frequency components in 10~100 Hz 
range.  
If the proposed structure were to adapted onto this application under the same supply rail, firstly, 
the on-chip capacitor can be fixed at a value such as 100 pF. As discussed before, both the pseudo 
resistance and the attenuation factor have to be re-estimated to comply with the same operating 
frequency and voltage swing. The resulting resistance is 1 G and attenuation factor of 10 
according to (4.3) and (4.4). The schematic presented in Figure 4.8 is therefore derived.  
4.3.1 Input/Output Arrangement and DC Condition 
As indicated in Figure 4.8, cascode structures are employed to boost the drain resistance both for 
the impedance transformer and the OTA output. 
100 M  
1 nF
Vout
Sensor Model
Rp Cp Isensor
 
 
Figure 4.7.  On-board implementation schmatic of charge readout circuit 
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Comparing with Figure 4.3, the non-inverting node is really the ground in Figure 4.8 whereas a 
DC offset of two gate-to-source voltage is inherited by the single-ended structure. The DC voltage 
at Vo can be estimated by writing the offset: 
𝑉𝑜 = 𝑉𝑔𝑠,𝑀1 + 𝑉𝑔𝑠,𝑀4      ( 4.7 ) 
The input impedance over a wide frequency band can be determined independently by: 
𝑍𝑖𝑛 =
1
𝑔𝑚,𝑀9
+
1
𝑔𝑚,𝑀10
     ( 4.8 ) 
This feature grants the structure great tolerance to large parasitic admittance that the transducer 
may exhibit, especially biomedical ones.  
The output impedance depends solely on the design of the source follower voltage buffer: 
𝑍𝑜𝑢𝑡 ≅
1
𝑔𝑚,𝑀13+𝑔𝑚𝑏,𝑀13+𝑔𝑑𝑠,𝑀13+𝑔𝑑𝑠,𝑀14
    ( 4.9 ) 
M12
M11
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M7
M10
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M2
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Figure 4.8.  Charge conveyor schematic in substitution of a conventional implementation. 
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4.3.2 Loop Analysis and AC Condition 
It is straightforward to estimate the high-R node resistance created by the cascode structure with: 
𝑟𝑐𝑐 =
1
𝑔𝑑𝑠,𝑀1∙
𝑔𝑑𝑠,𝑀2
𝑔𝑚,𝑀2
⁄ +𝑔𝑑𝑠,𝑀6∙
𝑔𝑑𝑠,𝑀5
𝑔𝑚,𝑀5
⁄
   ( 4.10 ) 
And thereafter defines the conductance of this node: 
𝑔
𝑐𝑐
= 𝑔
𝑑𝑠,𝑀1
∙
𝑔
𝑑𝑠,𝑀2
𝑔
𝑚,𝑀2
⁄ + 𝑔
𝑑𝑠,𝑀6
∙
𝑔
𝑑𝑠,𝑀5
𝑔
𝑚,𝑀5
⁄    ( 4.11 ) 
The add-in second pole at the output of the OTA can therefore be expected as: 
𝜔𝑝2 =
𝑔𝑐𝑐
𝐶𝑖𝑛𝑡
     ( 4.12 ) 
The DC gain of the OTA is the product of that of the common source and source follower stages: 
𝐴𝐷𝐶 = 𝐴𝑐𝑠𝐴𝑠𝑓 =
𝑔𝑚,𝑀1
𝑔𝑐𝑐
𝑔𝑚,𝑀4
𝑔𝑚,𝑀4+𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀3+𝑔𝑚𝑏,𝑀4
  ( 4.13 ) 
According to (4.5), the first pole is determined: 
𝜔𝑝1 ≤
𝜔𝑝2
𝐴𝐷𝐶
     ( 4.14 ) 
By inspecting the output resistance of the source follower stage, CF is determined: 
𝐶𝐹 =
𝑔𝑚,𝑀4+𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀3+𝑔𝑚𝑏,𝑀4
𝜔𝑝1
    ( 4.15 ) 
The loop transmission is obtained: 
𝑇𝑙𝑜𝑜𝑝 =
𝐴𝑠𝑓
1+
𝑠
𝜔𝑝1
∙
𝐴𝑐𝑠
1+
𝑠
𝜔𝑝2
=
𝑔𝑚,𝑀4
𝑔𝑑𝑠,𝑀3+𝑔𝑑𝑠,𝑀4+𝑔𝑚,𝑀4+𝑔𝑚𝑏,𝑀4+𝑠𝐶𝐹
∙
𝑔𝑚,𝑀1
𝑔𝑑𝑠,𝑀1∙
𝑔𝑑𝑠,𝑀2
𝑔𝑚,𝑀2⁄ +𝑔𝑑𝑠,𝑀6∙
𝑔𝑑𝑠,𝑀5
𝑔𝑚,𝑀5⁄ +𝑠𝐶𝑖𝑛𝑡
   
( 4.16 ) 
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Phase margin can be further enhanced by including a resistor RS in series with CF. In this case, the 
loop transmission is modulated to: 
𝑇𝑙𝑜𝑜𝑝 =
𝐴𝑠𝑓(1+𝑠𝑅𝑆𝐶𝐹)
1+𝑠
𝐶𝐹
𝑔𝑑𝑠,𝑀3+𝑔𝑑𝑠,𝑀4+𝑔𝑚,𝑀4+𝑔𝑚𝑏,𝑀4
∙
𝐴𝑐𝑐
1+𝑠
𝐶𝑖𝑛𝑡
𝑔𝑐𝑐
   ( 4.17 ) 
assuming 
1
𝑔𝑑𝑠,𝑀3+𝑔𝑑𝑠,𝑀4+𝑔𝑚,𝑀4+𝑔𝑚𝑏,𝑀4
≫ 𝑅𝑆. Compensation is achieved by making: 
𝑅𝑆𝐶𝐹 =
𝐶𝑖𝑛𝑡
𝑔𝑐𝑐⁄      ( 4.18 ) 
4.3.3 Impedance Manipulation Basics 
The unique design of this circuit is attributed to the frequency-dependent voltage buffering. In 
specific, the comparatively high resistive node has to be buffered at low frequencies to reach an 
explicit DC bias point while the buffer is deactivated at operating frequencies. In another sense, 
the high incremental resistance created by the cascode structure is suppressed by the high loop 
gain at low frequencies and is recovered by the debilitated loop gain at operating frequencies. The 
impedance at the charge integration node is modulated over frequency.  
It is beneficial to understand the behavior by probing node Vo with and without the presence of the 
integration capacitor Cint. 
As shown in Figure 4.9, the brown line represents the small signal impedance magnitude at Vo 
with Cint and the orange line represents that without Cint. The vertical axis marks the operating 
frequency of interest. It can be observed that at frequency of interest, the cascode combination 
exhibits high impedance while the overall impedance is low. This signifies that the charge signal 
will drop almost entirely on Cint. The plots assent to the aforementioned impedance modulation 
argument. For both cases at low frequencies, the impedance is low due to the high loop gain and 
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the impedance ramps up as frequency increases due to the decreased loop gain. Beginning at the 
second pole, the overall impedance, which is hereafter dominated by Cint, decreases while the 
cascode impedance remains constant. The roll off of the cascode impedance at higher frequencies 
is due to the parasitic capacitance at that node. Noticing that, the cascode impedance roll-off does 
not really put a limit on the signal bandwidth, because at very high frequencies, the charge signal 
is still distributed according to the ratio between Cint and cascode parasitic capacitance. This might 
be better perceived with a log-log scale which is not shown in here.  
4.3.4 Trans-Impedance Function 
By inspecting either Figure 4.5 or Figure 4.8, one can discover that the trans-impedance function 
is really the impedance at the integration node (Vint in Figure 4.5 and Vo in Figure 4.8) adjusted by 
the current mirror ratio.  
 
 
Figure 4.9.  Overlayed impedance magnitude at Vo with (brown) and without (orange) Cint.  
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Therefore, the trans-impedance function is proposed by quantifying the two intended5 impedance 
modulation mechanisms: 
𝑍𝑇 = 𝑁
𝑟𝑐𝑐
1+𝑠𝑟𝑐𝑐𝐶𝑖𝑛𝑡
∙
1
1+𝐴𝑂𝑇𝐴(𝑠)
    ( 4.19 ) 
where, N is the current mirror stepping factor; AOTA(s) represents the transfer function of the two-
stage OTA ignoring the additional second pole: 
𝐴𝑂𝑇𝐴(𝑠) =
𝐴𝑠𝑓𝐴𝑐𝑠
1+𝑠
𝐶𝐹
𝑔𝑑𝑠,𝑀3+𝑔𝑑𝑠,𝑀4+𝑔𝑚,𝑀4+𝑔𝑚𝑏,𝑀4
   ( 4.20 ) 
It can be observed from (4.19) that the first fraction represents simply the current manipulation by 
the current mirror while the second fraction describes the parallel combination of rcc and Cint at the 
integration node and the last fraction indicates that the real impedance rcc is modulated by the OTA 
voltage buffering irrespective of the presence of Cint.  
In another sense, regardless of the stepping of the current mirror, the impedance at node Vo is 
attenuated by the two-pole negative feedback loop. Referring to (4.16), (4.19) is thereby rewritten 
as: 
𝑍𝑇(𝑠) =
𝑁𝑟𝑐𝑐
1+
𝑠
𝜔𝑝2
∙
1
𝐴𝑠𝑓𝐴𝑐𝑠+1
1+
𝑠
𝜔𝑝1
1+
𝑠
𝜔𝑝1(𝐴𝑠𝑓𝐴𝑐𝑠+1)
   ( 4.21 ) 
The trans-impedance function expected by equations (4.19) and (4.21) is plotted against the 
simulation result and the traditional implementation in Figure 4.10. 
                                                 
5  Current mirror ratio factor is also a function of frequency, which undesirably modulates the impedance by 
introducing a high-frequency pole. This unintended behavior is ignored for the sake of simplicity. 
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The parameters of equation (4.19) or (4.21) are extracted from DC operating points or AC 
simulation. The calculated conventional implementation incorporates the trans-impedance 
function of the configuration in Figure 4.7. 
 
(a) 
 
(b) 
 
Figure 4.10.  Calculated (dotted), simulated (solid) and calculated traditional implementation (dashed) 
trans-impedance function (a) magnitude and (b) phase plot.  
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It can be concluded that Figure 4.10 proves the accuracy of equations (4.19) and (4.21). Yet the 
simulated result suggests an additional high frequency pole, which is likely introduced by the 
current mirror. 
By examining Figure 4.10 and the related discussion in chapter 2, both structures successfully 
achieved the characteristics of an integrator over a frequency range of 10~1000 Hz, specifically, 
20 dB/decade magnitude roll down and 90-degree phase shift.    
In comparison of the traditional implementation and the proposed one, the proposed structure 
suppresses the trans-impedance at useless low frequencies and regenerate it back to the desired 
level near the operating frequency. This feature renders two obvious benefits. Firstly, for the same 
level of transducer leakage current, less output offset voltage should be observed due to the reduced 
impedance at DC. Secondly, if the noise of the circuit is referred back to the input current, low-
frequency noise is attenuated by the trans-impedance function for the proposed structure. Akin to 
the idea of pulse shaper in a particle detector system that was discussed in section 3.1, the proposed 
structure shapes the signal passband and achieves a better signal-to-noise band efficiency. 
By inspecting the trans-impedance function alone, it can be predicted that at very low frequencies 
the trans-impedance is attenuated to a limit of: 
𝑍𝑇,𝐷𝐶 = 𝑁
1
𝑔𝑚,𝑀1
1
𝐴𝑠𝑓
     ( 4.22 ) 
where Asf sits most likely between 0.5 and 1. This value reflects the ability of the circuit to suppress 
DC offset and low-frequency noise. 
If compensation is adopted such that a zero is created at wz in (4.16), equation (4.21) is modified 
to: 
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𝑍𝑇(𝑠) =
𝑁𝑟𝑐𝑐
1+
𝑠
𝜔𝑝2
∙
1
𝐴𝑠𝑓𝐴𝑐𝑠+1
1+
𝑠
𝜔𝑝1
1+𝑠(
1
𝜔𝑝1(𝐴𝑠𝑓𝐴𝑐𝑠+1)
+
𝐴𝑠𝑓𝐴𝑐𝑠
𝜔𝑧(1+𝐴𝑠𝑓𝐴𝑐𝑠)
)
  ( 4.23 ) 
Compared with (4.21), the modified term in the parentheses is usually dominated by the first term 
to avoid the desired pseudo resistance being attenuated at operating frequencies. Therefore, the 
resulting trans-impedance function usually exhibits imperceptible difference.  
4.3.5 Noise Analysis 
With the understanding of the trans-impedance function, the noise behavior of the structure is quite 
straightforward.  
Because of the current mirror setup, the noise current of each transistor can be easily referred back 
to the input. If the total input referred current noise power density is assumed to be 𝑖𝑡𝑜𝑡,𝑛
2 (𝑓)̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅, the 
output voltage noise power density can be expressed as, 
 𝑣𝑜𝑢𝑡,𝑡𝑜𝑡
2 (𝑓)̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ = 𝑖𝑖𝑛,𝑡𝑜𝑡
2 (𝑓)̅̅ ̅̅ ̅̅ ̅̅ ̅̅ |𝑍𝑇(𝑓)|
2     ( 4.24 ) 
The resulting output noise voltage would be: 
𝑉𝑜,𝑟𝑚𝑠 = √∫ 𝑣𝑜𝑢𝑡,𝑡𝑜𝑡2 (𝑓)̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅
∞
0
𝑑𝑓     ( 4.25 ) 
If the total noise current expression is simplified to contain a single flicker noise corner, one can 
write: 
𝑖𝑖𝑛,𝑡𝑜𝑡
2 (𝑓)̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅ = 𝑖𝑖𝑛,𝑡ℎ𝑒𝑟𝑚
2̅̅̅ ̅̅ ̅̅ ̅̅ ̅̅ (1 +
𝑓𝑘
𝑓
)     ( 4.26 ) 
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where 𝑖𝑖𝑛,𝑡ℎ𝑒𝑟𝑚
2̅̅̅̅ ̅̅ ̅̅ ̅̅  and fk represents the total input referred thermal noise and the flicker noise corner 
frequency, respectively. These are arbitrarily defined by examining the noise current power 
densities of the critical transistors in the circuit. 
With extrapolated parameters from DC and AC analysis, equation (4.23) is plotted against 
simulated noise power density in Figure 4.11. 
It can be concluded from Figure 4.11 that (4.23) correctly predicts the noise behavior but the 
accuracy is limited by the rough noise model.  
 
4.4 Measurement Results 
The prototype is fabricated in 130-nm standard CMOS process.  
The on-chip integration capacitor consumes 174 𝜇𝑚 × 163 𝜇𝑚 of the die area while the circuit 
only takes 36 𝜇𝑚 × 49 𝜇𝑚 of the die area. Figure 4.12 shows a photo of the die. 
 
Figure 4.11.  Analytical output noise voltage power density and simulated one. 
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The resulting PCB board containing the test bench of the chip is pictured in Figure 4.13.  
The on-board test bench schematic is configured as shown in Figure 4.14. 
. 
Integration 
Capacitor
Transistor
Circuits
 
Figure 4.12.  Die photo of the integration capacitor and the transistor circuits (partially hidden by 
metal fill). 
 
 
 
Figure 4.13.  A photo of the chip and test bench on board. 
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For the ease of current signal generation, a trans-conductance structure is adopted to mimic ideal 
current signals with function generator. Both A1 and MN1 are discrete commercial components. 
Resistor, Rt, converts the voltage signal of the function generator into current, which is buffered 
by A1 and MN1. The output impedance of this configuration is roughly, A1/gds,MN1, where A1 
represents the voltage gain of the commercial amplifier and gds,MN1 represents the small signal 
drain-to-source conductance of the discrete transistor. The bias current is realized simply by a 
potentiometer with a range of 2 M. The off-chip large capacitor is realized with the parallel 
combination of 220 F, 1 F and 10 nF in ceramic packages. The small ones are added to shunt 
the equivalent inductance that might be induced by the large one. The output voltage is detected 
by oscilloscope through a 9-M probe, because the transconductance of the on-chip source 
follower transistor M13 is around 10 S. 
The proposed charge amplifier and the on-chip output buffer consume only 1.4 W power under 
a 1.2 V supply. 
Charge Amp
1 M  
Function Generator
MN1
CF
Cf
VDD
Vout
Ibias
Iin
9 M  probe
2 M  
A1
Rt
 
 
Figure 4.14.  Test environment setup on PCB. 
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Figure 4.15 shows a transient response of the charge sensitive pre-amplifier to a current pulse with 
width of 20 ms and height of approximately 20 nA. As described before, 20 nA is realized by 
converting a 20-mV function generator output through the 1-Mresistor.  
The positive going voltage pulse implies an out-going current pulse, which corresponds to a 
charging behavior on the integration capacitor. The current signal is attenuated by a factor of 10 
and integrated by the on-chip 100-pF capacitor, which should give an approximately 400-mV-
height voltage ramp. The measurement shows a 331-mV-height voltage ramp followed by a 
smooth settling behavior. 
Figure 4.16 plots the different input charge amounts versus the height of the output ramp voltage. 
The different input charge amounts are generated by fixed pulse width of 500 s but variable-
height current pulses. Regression analysis shows excellent conversion linearity. Figure 4.16 also 
suggests a conversion gain of 0.94 mV/pC for the cascade of the current attenuator and the charge 
 
 
Figure 4.15.  Transient output voltage response (orange) to a current pulse with peak value of 20 nA 
and pulse width of 20 ms represented as a scaled voltage pulse (green). 
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amplifier. Figure 4.17 shows the response of the charge sensitive pre-amplifier when a 20-Hz, 40-
nA-amplitude sinusoidal current source is issued at the input. The measurement suggests correct 
function of integration. 
Table 4.1 compares the proposed design to literatures in similar applications. 
 
 
Figure 4.16.  Charge-to-voltage conversion regression analysis (10 points are taken). 
 
 
 
 
 
Figure 4.17.  Transient output voltage (orange) response to a 20 Hz 60 mV sinusoidal current input 
shown as a scaled voltage signal (green). 
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Table 4.1  Literature Comparison of the Prototype. 
 Process Application Rail 
Target 
Frequency 
Integration 
Capacitance 
Resetting 
Method 
Conversion 
Gain 
Power 
Consumption 
Area 
Output 
noise 
[15] 
Discrete 
Components 
Tactile 
Sensor 
3.3V 
200 Hz 
100 pF 
Off-chip 
Resistor 
10 mV/pC 12.5 μW -- 
3  mV 
[16] 
0.7-μm 
CMOS 
Infrared 
Sensor 
±2V 
100 Hz 
1 pF 
Linear 
MOS 
2200 V/W 210.8 μW 
0.011 
mm2 
_ 
[17] -- 
Pressure 
Sensor 
-- 
15 Hz 
10 pF 
Off-chip 
Resistor 
8.55 
mV/pC 
-- -- 
_ 
This 
Work 
130-nm 
CMOS 
Temperature 
Sensor 
1.2V 
30 Hz 
100 pF  
Cascode 
MOS 
0.8 mV/pC 1.4 μW 
0.038 
mm2 
1.2 
mV  
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Chapter 5  
Low-Frequency Design 
In this chapter, the design procedure of a lower-frequency (1~10 Hz) charge amplifier is presented 
using the concept described in Chapter 4. The design challenges will be discussed and circuit 
analysis will be performed in section 5.1; section 5.2 will present the design procedure with the 
help of simulation results; test results will be displayed in section 5.3.  
 
5.1 Design Challenges and Circuit Analysis 
As discussed earlier, the value of the on-chip capacitor is relatively fixed due to the area efficiency. 
To design a charge amplifier targeting at 1~10 Hz signals, the equivalent resistance for resetting 
has to be around 10 GΩ assuming the same 100 pF capacitor is used.  
With this concept, a higher incremental resistance can always be achieved by cascoding more 
stages or decreasing the bias current, however, cascoding is limited by voltage rail while 
decreasing the bias current is limited by the signal current amount.  
A regulated cascode structure is employed in the design so as to further boost the high impedance 
created by cascode stage without consuming too much of voltage headroom. The resulting circuit 
schematic is depicted in Figure 5.1.  
It can be observed at node Vo that the regulated cascode structures provide the incremental 
resistance with another amplification by an intrinsic gain.   
𝑟𝑜 ≈
1
2
𝐴𝑖𝑛𝑡,2𝐴𝑖𝑛𝑡,16𝑟𝑜,1         ( 5.1 ) 
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where, Aint,2, Aint,16 and ro,1 represent the intrinsic gain of transistor M2, M16 and the small signal 
resistance of M1, respectively. The one-half term describes the parallel connection of the regulated 
cascode junction, assuming the resistances of the two branches match each other. 
Meanwhile, however, the problem this structure brings is also preconceived. Due to the high-gain 
nature of this structure, stability is harder to be maintained. Also, the noise generated by the mirror 
transistors M6 and M1 roars when the impedance at node Vo reaches a maximum. These will be 
illustrated in greater details in the following sections.  
 
M11
M8
M7
M10
M9
M6
M5
M2
M1
M14
M13
M4
Rs 
(optional)
CF
Bias Circuit Current Attenuator Charge Integrator Voltage Buffer
Cint
Off-chip
Ibias
1:1
10:1
Iin
Vo
Vout_PCB
Cf
M3
M12M16
M15
 
 
Figure 5.1.  Schematic of conceptual low frequency charge conveyor. 
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Noticing that the input node adopts a super common gate structure, this can easily decrease the 
input resistance down to several hundred Ohms. A low input resistance puts less requirements on 
the sensor electrical characteristic, and gives more tolerance to its leakage current.  
 
5.2 Design Procedure 
An alternative schematic with little modification than Figure 5.1 is adopted for implementation. 
The schematic is depicted in Figure 5.2. The dimension of the transistors is listed as Table 5.1.  
 
M11
M8
M7
M10
M9
M6
M5
M2
M1
M14
M13
M4
Rs 
(optional)
CF
Bias Circuit Current Attenuator Charge Integrator Voltage Buffer
Cint
Off-chip
Ibias
1:1
10:1
Iin
Vo
Vout_PCB
Cf
M3
M12
M15
M16
M17
Vb
 
 
Figure 5.2.  Implemented low-frequency charge conveyor structure. 
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Table 5.1  Low-Frequency Design Transistor Sizing. 
 
 
In this design, the PMOS part include another cascode transistor M5. This makes the equivalent 
resistance at Vo mainly determined by the NMOS branch.  
The design methods will be discussed along with the mathematical model of the circuit. The 
procedure will follow the sequence of DC bias, stability analysis, AC analysis, noise analysis and 
transient analysis. 
5.2.1 DC Bias Condition 
It is self-explanatory that the DC bias current has to be significantly larger than the targeting 
transducer current. This however makes it more difficult to generate large-value incremental drain 
resistance from a transistor. Due to the output voltage swing constraint, a step-down current mirror 
stage attenuates the transducer current signal, and also relax the drain resistance scenario.  
With the bias point regulated by the feedback loop composed of M1 though M4, the DC voltage 
at node Vo can be estimated by the gate-to-source voltages of M1 and M4. Specifically,  
𝑉𝑜 = 𝑉𝑔𝑠,𝑀1 + 𝑉𝑔𝑠,𝑀4     ( 5.2 ) 
Transistor M1 M2 M3 M4 M5 M6 M7 M8 M9 
Width (m) 64 2 1 0.16 8 4 16 20 80 
Length (m) 64 0.5 64 128 1 128 64 0.5 1 
Transistor M10 M11 M12 M13 M14 M15 M16 M17  
Width (m) 40 16 20 20 2 1 2 0.5  
Length (m) 128 64 0.5 0.5 8 0.5 0.5 0.5  
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where 
𝑉𝑔𝑠,𝑀1 = √
2𝐼𝑏𝑖𝑎𝑠/𝑁
𝜇𝑀1𝐶𝑜𝑥(
𝑊
𝐿
)
𝑀1
+ 𝑉𝑡ℎ,𝑀1    ( 5.3 ) 
and  
𝑉𝑔𝑠,𝑀4 = √
2𝐼𝑏,𝑀4
𝜇𝑀𝑁1𝐶𝑜𝑥(
𝑊
𝐿
)
𝑀4
+ 𝑉𝑡ℎ,𝑀4    ( 5.4 ) 
where, N represents the attenuation factor of the step-down current mirror, and Ib,M4 represents the 
bias current of transistor M4, which is defined by aspect ratios of M11 and M3.  
Transistors have to be biased in saturation in order to exhibit large ro. 
By examining the DC operating point, the incremental resistance at node Vo is reflected as: 
𝑟𝑜 = 𝐴𝑖𝑛𝑡,𝑀2𝐴𝑖𝑛𝑡,𝑀16𝑟𝑜,𝑀1|| 𝐴𝑖𝑛𝑡,𝑀15𝐴𝑖𝑛𝑡,𝑀17𝐴𝑖𝑛𝑡,𝑀5𝑟𝑜,𝑀6 ≈ 𝐴𝑖𝑛𝑡,𝑀2𝐴𝑖𝑛𝑡,𝑀16𝑟𝑜,𝑀1  ( 5.5) 
Where Aint and ro represent the intrinsic gain and the drain resistance, respectively, of the 
corresponding transistor. 
It can be noticed that in this design, the incremental resistance is limited by the NMOS regulated 
cascode since the PMOS part gives an additional intrinsic gain amplification. 
5.2.2 Stability Analysis 
The high gain nature of regulated cascode stage adopted by this structure causes stability issue as 
discussed earlier. The desired high output impedance is ultimately translated into high DC voltage 
gain during the loop regulation. Moreover, the second-pole of the loop, which is implied by the 
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operating frequency, is even lower. Therefore, to maintain stability, it is harder to attenuate the 
loop gain to 0 dB before the second pole arrives. This circumstance is illustrated in Figure 5.3.  
Quantitatively, if the compensation is omitted for the time being, the loop gain can be expressed 
in the form of: 
𝑇𝑙𝑜𝑜𝑝(𝑠) =
𝑔𝑚,𝑀4
𝑔𝑑𝑠,𝑀3+𝑔𝑑𝑠,𝑀4+𝑔𝑚,𝑀4+𝑠𝐶𝐹
∙
𝑔𝑚,𝑀1
𝑔𝑑𝑠,𝑀1∙
𝑔𝑑𝑠,𝑀2
𝑔𝑚,𝑀2⁄ ∙
𝑔𝑑𝑠,𝑀16
𝑔𝑚,𝑀16⁄ +𝑔𝑑𝑠,𝑀6∙
𝑔𝑑𝑠,𝑀5
𝑔𝑚,𝑀5⁄ ∙
𝑔𝑑𝑠,𝑀15
𝑔𝑚,𝑀15⁄ ∙
𝑔𝑑𝑠,𝑀17
𝑔𝑚,𝑀17⁄ +𝑠𝐶𝑖𝑛𝑡
             ( 5.6 ) 
where gm and gds represents the transconductance and drain conductance of the corresponding 
transistor, respectively. In this design, the equivalent drain conductance of the PMOS regulated 
cascode part is most likely to be overwhelmed by the NMOS counterpart during summation of the 
second denominator. Equation (5.3) can be reduced to: 
𝑇𝑙𝑜𝑜𝑝(𝑠) =
𝑔𝑚,𝑀4
𝑔𝑑𝑠,𝑀3+𝑔𝑑𝑠,𝑀4+𝑔𝑚,𝑀4+𝑠𝐶𝐹
∙
𝑔𝑚,𝑀1
𝑔𝑑𝑠,𝑀1∙
𝑔𝑑𝑠,𝑀2
𝑔𝑚,𝑀2⁄ ∙
𝑔𝑑𝑠,𝑀16
𝑔𝑚,𝑀16⁄ +𝑠𝐶𝑖𝑛𝑡
   ( 5.7 ) 
Rearranging (5.4),  
𝑇𝑙𝑜𝑜𝑝 =
𝐴𝑠𝑓
1+𝑠
𝐶𝐹
𝑔𝑑𝑠,𝑀3+𝑔𝑑𝑠,𝑀4+𝑔𝑚,𝑀4
∙
𝐴𝑟𝑐𝑐
1+𝑠
𝐶𝑖𝑛𝑡
𝑔𝑟𝑐𝑐
     ( 5.8 ) 
where Asf describes the DC gain of the source follower stage, and Arcc represents the DC gain of 
the regulated cascode stage. Specifically,  
𝐴𝑠𝑓 =
𝑔𝑚,𝑀4
𝑔𝑑𝑠,𝑀3+𝑔𝑑𝑠,𝑀4+𝑔𝑚,𝑀4
       ( 5.9 ) 
𝐴𝑟𝑐𝑐 =
𝑔𝑚,𝑀1
𝑔𝑟𝑐𝑐
        ( 5.10 ) 
and grcc describes the equivalent conductance produced by the NMOS regulated cascode stage: 
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𝑔𝑟𝑐𝑐 = 𝑔𝑑𝑠,𝑀1 ∙
𝑔𝑑𝑠,𝑀2
𝑔𝑚,𝑀2⁄ ∙
𝑔𝑑𝑠,𝑀16
𝑔𝑚,𝑀16⁄        ( 5.11 ) 
By inspection, the DC gain of the regulated cascode stage, Asf, is essentially the product of three 
transistor intrinsic gains. This makes the DC loop gain inevitably high. The high DC gain and low 
frequency operation require a first pole at even lower frequency. This can always be achieved by 
adopting larger off-chip capacitors. But in an area efficiency perspective, it is assumed that only 
one surface-mount ceramic capacitor is viable. This limits the total capacitance to be 470 µF. 
Similar to the analysis performed in Chapter 4, by inspection of (5.5), the first pole is defined by 
𝜔𝑝1 = (𝑔𝑑𝑠,𝑀3 + 𝑔𝑑𝑠,𝑀4 +𝑔𝑚,𝑀4)/𝐶𝐹      ( 5.12 ) 
where gm,M4 , gds,M4 and gds,M3 represent the transconductance, drain conductance of transistor M4 
and drain conductance of M3, respectively. Both of these can be tuned down by decreasing the 
bias current through the aspect ratio of M3 to move the first pole to a lower frequency. In addition, 
Loop Gain
ω 
before
now
 
Figure 5.3.  Loop gain bode plot with modified DC gain and second pole. 
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transconductance can be further decreased by adopting smaller aspect ratio, and drain conductance 
can be further decreased by using a longer channel device. Nevertheless, these factors are all 
constrained by the large-signal bias condition discussed in the last subsection. 
Frequency compensation is also viable here by adding a series resistor Rs. Again, the resistance 
value is found to be: 
𝑅𝑆𝐶𝐹 =
𝐶𝑖𝑛𝑡
𝑔𝑟𝑐𝑐⁄      ( 5.13 ) 
Some readers may wonder if compensation is performed correctly, such a low-frequency pole may 
not be necessary. Indeed, to simply maintain stability, compensation is adequate. However, to 
maintain a high-value pseudo resistance at operating frequency, compensation can only deteriorate 
the situation.  
To understand this, the loop gain is evaluated with the integration capacitor, Cint, being eliminated. 
This is because the capacitor does not vary the real pseudo resistance created by the regulated 
cascode at all and it only add imaginary part on the impedance at node Vo. 
As illustrated in Figure 5.4, the DC loop gain stops attenuating due to the compensation, which 
means that, at operating frequency, the pseudo resistance is still attenuated by the loop gain, which 
is not desired. 
In Figure 5.4, Aloop is merely Tloop in (5.8) with the second pole eliminated: 
𝐴𝑙𝑜𝑜𝑝 =
𝐴𝑠𝑓∙𝐴𝑟𝑐𝑐
1+𝑠
𝐶𝐹
𝑔𝑑𝑠,𝑀3+𝑔𝑑𝑠,𝑀4+𝑔𝑚,𝑀4
    ( 5.14 ) 
65 
 
whereas wp2 is still found to be: 
𝜔𝑝2 =
1
𝑅𝑠𝐶𝐹
=
𝑔𝑟𝑐𝑐
𝐶𝑖𝑛𝑡
     ( 5.15 ) 
As a conclusion, the first pole has to be low enough such that it attenuates the loop gain, Tloop, to 
0 dB at the second pole. This guarantees the pseudo resistance predicted by (5.2) is not affected 
by the DC regulation. If the loop gain gives exactly 0 dB at the second pole, the loop exhibits about 
45-degree phase margin. This can be improved by adopting compensation described as (5.10). 
Loop Gain 
ω 
Operating 
Frequency
T loop (0)
0 dB
Loop Gain 
ω 
Operating 
Frequency
T loop (0)
0 dB
Pseudo 
Resistance
ω 
r o
r o/(1+T loop (0))
Pseudo 
Resistance
ω 
r o
r o/(1+T loop (0))
r o/(1+T loop ( wp2 ))
(a) (b)  
 
Figure 5.4.  Loop gain and pseudo resistance analysis (a) without compensation (b) with 
compensation. 
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5.2.3 AC Analysis 
An AC analysis is performed to examine if the critical nodes of the circuit exhibit desired 
impedance over the correct frequency range. 
The impedance at the input node is straight forward: 
𝑟𝑖𝑛 ≈
𝑔𝑑𝑠,𝑀12
𝑔𝑚,𝑀8∙𝑔𝑚,𝑀12
      ( 5.16 ) 
which is quite small over a very wide frequency range, since the bandwidth is solely limited by 
MOS parasitic capacitances. The input impedance amplitude is plotted over frequency as shown 
in Figure 5.5.  
The controversy takes place at node Vo. By design, resistance needs to be small while the reactance 
should be large at low frequencies. On the other hand, the resistance is required to be large while 
reactance be small at operating frequency and above. This guarantees that the DC bias point is 
regulated, at the same time, current signal is integrated by the reactance and reset by the resistance. 
Akin to the analysis performed in Chapter 4, the impedance at Vo can be expressed in the form: 
𝑧𝑜 =
𝑟𝑜
1+𝑠𝑟𝑜𝐶𝑖𝑛𝑡
∙
1
1+
𝐴𝑠𝑓𝐴𝑟𝑐𝑐
1+𝑠
𝐶𝐹
𝑔𝑚,𝑀4+𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀3
     ( 5.17 ) 
Recognizing the first term describes the parallel connection of the resistance and reactance, and 
the second term figures the regulation performed by the loop. The simulated impedance over 
frequency is plotted in Figure 5.6, which indicates that 10-G pseudo resistance is realized by the 
regulated cascode stage.  
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Figure 5.5.  Input impedance magnitude plot over frequency. 
 
 
 
 Figure 5.6.  Impedance plot over frequency at the integration node. 
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5.2.4 Noise Analysis 
The noise in this design can by analyzed with similar methodology as described in Chapter 4. It is 
easier to examine the noise currents of the transistors, whose transfer functions are implied by 
(5.13). For example, the noise output voltage due to transistor M7 can be estimated by: 
𝑣𝑛,𝑜
2 = 𝑁2 ∫ 𝑖𝑛,𝑀7
2̅̅̅ ̅̅ ̅∞
0
∙ |𝑧𝑜𝑢𝑡|
2𝑑𝑓        ( 5.18 ) 
where N is the attenuation factor. 
As mentioned in section 5.1, the noise performance is in a worse situation, since the noise pass 
band is merging closer to the contaminated region of flicker noise.  
This can be alleviated by using large-area devices. In concern of the SPICE model accuracy, large-
area devices can be implemented as series connected multi-finger transistors. 
The total output noise expected by (5.17) and (5.18) and simulated total output noise are plotted 
in Figure 5.7. Again, in the analytical plots, the total current noise is approximated by a single-
flicker-noise-corner power density model.  
5.2.5 Transient Analysis 
Transient simulation is based upon the successful realization of aforementioned goads. Maybe the 
most straight forward way to verify if the design is successful is to apply a sinusoidal current wave 
in the target frequency range at the input, and examine the voltage output. If the large pseudo 
resistance is realized correctly, the output voltage should exhibit a 90-degree-phase lag to the input 
current. Figure 5.8 shows the simulated sinusoidal test. 
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Figure 5.8.  Transient output voltage simulation by applying a sinusoidal current wave at the input 
 
 
Figure 5.7.  Analytical plots of (5.17) and (5.18) in blue; analytical plots of (5.18) substituted with 
simulated impedance values in red; simulated output noise in yellow. 
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To examine the stability of the regulation loop, a current pulse whose width is defined by the 
operating frequency is applied at the input. If the idea is implemented correctly, the output voltage 
will experience a ramp due to the integration process, and followed by a long settling due to the 
large resetting pseudo resistance. Ringing may occur due to the phase margin of the regulation 
loop. The simulated pulse test is shown in Figure 5.9.  
 
5.3 Test Results 
The chips are fabricated in 130-nm standard CMOS process and bonded in dual in-line packages. 
The test bench is constructed on breadboard. The configuration is similar as the one in Chapter 4, 
and is illustrated in Figure 5.10. 
 
 
Figure 5.9.  Transient output voltage simulation by applying a current pulse at the input. 
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The sinusoidal test gives correct results. Figure 5.11 is obtained from oscilloscope showing that 
the output voltage is 82-degree phase-delayed from a 3-Hz input current.  
 
 
 
 
Figure 5.10.  Test bench setup on breadboard. 
 
Charge Amp
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Rb 
A1
 
 
 
Figure 5.11.  Sinusoidal test with a 3 Hz current input stimulus. 
 
 
72 
 
Trans-impedance function is also verified with FFT spectrum analyzer. The test result is plotted 
against analytical and simulated ones in Figure 5.12. The analytical plots result from equation 
(5.17) plugged with DC operating points and multiplied by the current mirror factor.  
Figure 5.12 endorses the theory deducted in 5.2.3 and implies a smaller-than-designed capacitor is 
realized on chip due to process variation.  
The output voltage noise is measured by opening the input while cascading a 60-dB-Gain low 
noise amplifier at the output. The measurement result is shown in Figure 5.13. 
Table 5.2 compares the low-frequency circuit adopting the proposed structure to other low-
frequency designs in literature. 
 
Figure 5.12.  Analytical, simulated and measured trans-impedance function of proposed structure at 
low-frequency region. 
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Table 5.2  Literature Comparison of Low-Frequency Design. 
 Process Application Supply Feedback 
capacitor 
Dynamic 
Range 
(dB) 
Operation 
Frequency 
(Hz) 
Power Signal 
Manipulation 
Dark 
Current 
Tolerance 
This 
work 
130 nm Temperature 1.2 V 100 pF 59 10~100 1.4 W Yes 100 nA 
[6] 180 nm Humidity 1.55 V 35 fF~ 
9pF 
64  0.01~1 ~1 mW No Weak 
[7] 0.5 m Microphone 3.3 V 800 fF 69  20~20 k 1 W no 
resetting 
No 5 fA~1 
pA 
[11] 0.35 m Spectroscopy 3 V 100 pF N/A 100~100k >1 mW No +/- 25 nA 
 
 
 
Figure 5.13.  Noise measurement of the low frequency design. 
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Chapter 6  
High-Frequency Design 
In this chapter, a charge-sensitive pre-amplifier that is suitable for particle detection applications 
is designed for a frequency range of 1 MHz~10 MHz with idea proposed.  Section 6.1 will discuss 
the design considerations in this frequency range. The design flow is gone over in section 6.2. 
Conclusion is made in section 6.3. 
 
6.1 Design Considerations 
The pseudo resistance for the resetting path in this frequency range is by far easier to realize on 
chip compared to the low-frequency designs. This can be observed by writing the criteria, referring 
to Figure 2.8 and its following discussion: 
𝑓𝑠𝑖𝑔 ≫
1
2𝜋𝑅𝑓𝐶𝑓
       ( 6.1 ) 
and therefore, 
𝑅𝑓 ≫
1
2𝜋𝐶𝑓𝑓𝑠𝑖𝑔
      ( 6.2 ) 
As signal frequency increases, the resetting resistance is no longer needed to be extremely large. 
It can be realized on-chip in many different ways even a physical resistor is applicable. The 
capacitor can be smaller too to save area and optimize noise.  
To examine the proposed structure, we realize the resetting resistor still with transistor incremental 
drain resistance in this design, where cascoding is not necessary.  
75 
 
The current attenuation is abandoned in this design, because charge amount in this frequency range 
is usually small, and the noise performance which defines the charge resolution is normally a 
priority. The current attenuator will degrade the SNR when the total noise is referred back to the 
input charge.  
The capacitor value for charge integration can be greatly reduced due to the ease of realizing 
resetting resistance on-chip in this frequency range. The capacitor value for DC regulation loop 
can be much smaller too, which makes it possible to be integrated on chip. To estimate this, first, 
the second pole is around several hundred kilo Hertz so that the first pole should be at least two 
decades lower, which is several kilo Hertz. Secondly, it is not a hard task to create source resistance 
in the range of hundred kilo Ohm with a MOS device. Therefore, the desired capacitance for DC 
regulation should be in hundred pico Farad range. 
 
6.2 Design Procedure 
The schematic is presented in Figure 6.1.  
As shown in Figure 6.1, the super common gate structure is adopted for the input node. This 
arrangement is much more meaningful than the low frequency design discussed in Chapter 5, 
because signals at higher frequencies are more sensitive to parasitic capacitance and inductance: a 
low input resistance across a wide band can alleviate the parasitic effects and maintain the current 
signal integrity, especially useful for detectors with large parasitic capacitance. Figure 6.2 plots 
the simulated input resistance over frequency.  
The current signal is mirrored from M3 to M5 and is integrated by capacitor Cint. The pseudo 
resetting resistance is obtained from the drain resistances of transistors M4 and M5.  
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The DC regulation loop, in this design, is composed of two stages of source followers. This 
arrangement unbundles the functionalities of a single-stage source follower from performing both 
DC biasing and generating the first pole. This renders more flexibility for sizing the transistors so 
M5
Cint
Vint
M1
M6
M4
CF
Voltage 
Buffer
Vout
M8
M7
VbM3
M2
 
 
Figure 6.1. Schematic of the proposed structure for high frequency application. 
 
 
 
Figure 6.2.  Simulated input resistance over frequency showing under 800 till 10 MHz. 
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that node Vo is not heavily loaded by the parasitic gate capacitance, which might be large if the 
device also generates large source resistance.  
Therefore, the large-signal bias point of node Vo can now be expected as: 
𝑉𝑜 = 𝑉𝑔𝑠,𝑀4 − 𝑉𝑔𝑠,𝑀7 + 𝑉𝑔𝑠,𝑀6     ( 6.3 ) 
Compared to (5.2), the minus term in (6.3) reveals that the gate-to-source voltage of the feedback 
mirror NMOS, which is M4 here, can be larger than its single-staged source follower counterpart 
to accommodate the same DC bias condition. Under the same bias current level, this further 
translates to a smaller gm, which benefits the thermal noise performance.  
The stability of this design is not as a thorny issue as that of the low-frequency one. This is because 
the loop exhibit a much lower DC gain. This can be observed by writing the transfer function of 
the loop:  
 𝑇𝑙𝑜𝑜𝑝 =
𝑔𝑚,𝑀7
𝑔𝑑𝑠,𝑀7+𝑔𝑑𝑠,𝑀8+𝑔𝑚,𝑀7+𝑠𝐶𝐹
∙
𝑔𝑚,.𝑀4
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5+𝑠𝐶𝑖𝑛𝑡
    ( 6.4 ) 
Here it has been assumed that the NMOS source follower stage performs perfect voltage buffering 
and introduces negligible imaginary impedance. 
Equation (6.4) can be rearranged to: 
𝑇𝑙𝑜𝑜𝑝 =
𝐴𝑠𝑓
1+𝑠
𝐶𝐹
𝑔𝑑𝑠,𝑀7+𝑔𝑑𝑠,𝑀8+𝑔𝑚,𝑀7
∙
𝐴𝑐𝑠
1+𝑠
𝐶𝑖𝑛𝑡
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5
   ( 6.5 ) 
Again, Asf represents the DC gain of the source follower stage,  
𝐴𝑠𝑓 =
𝑔𝑚,𝑀7
𝑔𝑑𝑠,𝑀7+𝑔𝑑𝑠,𝑀8+𝑔𝑚,𝑀7
      ( 6.6 ) 
and Acs represents the DC gain of the simple common source stage, 
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𝐴𝑐𝑠 =
𝑔𝑚,𝑀4
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5
     ( 6.7 ) 
By inspecting (6.5) through (6.7), it is safe to argue that the DC gain of the loop is several dB 
lower than the DC gain of a simple common source stage. This ranges about 30 to 40 dB. Therefore, 
the phase margin of the loop can be kept well above 45 degrees as long as the two poles are two 
decades apart.  
Recognizing the two poles in the denominators of (6.5), splitting them more than two decades 
away is to make: 
𝐶𝐹
𝑔𝑑𝑠,𝑀7+𝑔𝑑𝑠,𝑀8+𝑔𝑚,𝑀7
≥ 100 ×
𝐶𝑖𝑛𝑡
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5
    ( 6.8 ) 
If Cint should be 1 pF, stability is achieved simply by making CF 100 pF, without much effort on 
the conductance arrangement in the denominator. 
The loop gain is plotted versus frequency by simulation in Figure 6.3.  
One drawback that the low DC gain seems to bring is that the noise at low frequencies cannot be 
well attenuated. This will be investigated quantitatively. The impedance at Vo can be written as: 
𝑧𝑜 =
1
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5
1+𝑠
𝐶𝑖𝑛𝑡
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5
∙
1
1+
𝐴𝑠𝑓𝐴𝑐𝑠
1+𝑠
𝐶𝐹
𝑔𝑚,𝑀7+𝑔𝑑𝑠,𝑀8+𝑔𝑑𝑠,𝑀7
  ( 6.9 ) 
The total voltage noise at Vo can be estimated by adding the total current noise power flowing into 
this node, multiplying the squared impedance magnitude, and integrate over frequency: 
𝑣𝑛,𝑜
2 = ∫ 𝑖𝑛,𝑡𝑜𝑡
2̅̅̅̅ ̅̅∞
0
∙ |𝑧𝑜𝑢𝑡|
2𝑑𝑓      ( 6.10 ) 
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where,  
𝑖𝑛,𝑡𝑜𝑡
2̅̅̅̅ ̅̅ = ∑ 𝑖𝑛,𝑀𝑖2̅̅ ̅̅ ̅̅ ̅𝑖      ( 6.11 ) 
Here, 𝑖𝑛,𝑀𝑖
2̅̅ ̅̅ ̅̅ ̅ represents the current noise spectrum density of transistor Mi. 
Rearranging equation (6.9): 
𝑧𝑜 =
1
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5
1+𝑠
𝐶𝑖𝑛𝑡
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5
∙
1
𝐴𝐷𝐶+1
1+
𝑠
𝜔𝑝1
1+
𝑠
(𝐴𝐷𝐶+1)𝜔𝑝1
   ( 6.12 ) 
Here, 
𝐴𝐷𝐶 = 𝐴𝑠𝑓𝐴𝑐𝑠     ( 6.13 ) 
 
 
Figure 6.3.  Simulated loop gain of the high-frequency charge amplifier. 
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representing the DC gain of the loop, and 
𝜔𝑝1 =
𝑔𝑚,𝑀7+𝑔𝑑𝑠,𝑀8+𝑔𝑑𝑠,𝑀7
𝐶𝐹
     ( 6.14 ) 
representing the first pole referring to the stability analysis. 
By inspecting (6.12), the first part of the product describes the parallel connection of the drain 
conductance and the integrating capacitor. The drain conductance dominates the low frequency 
region. From previous analysis, notice that equation (6.13) can be approximated as: 
𝐴𝐷𝐶 ≈
1
2
𝑔𝑚,𝑀4
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5
     ( 6.15 ) 
The resulting impedance attenuated by the DC regulation loop at node Vo can be estimated as: 
𝑧𝑜,𝐷𝐶 ≅
1
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5
𝐴𝐷𝐶
= 2
𝑔𝑚,𝑀4
    ( 6.16 ) 
The total noise well below the cutoff frequency is therefore:  
𝑣𝑛,𝑜
2 = ∑ 𝑇𝑖(𝑖𝑛,𝑀𝑖
2 )
4
𝑔𝑚,𝑀4
2𝑖     ( 6.17 ) 
where Ti represents the transfer function for noise current of transistor Mi to the node Vo. 
Interestingly, at low frequencies, output voltage noise can be obtained by referring each noise 
source by the transconductance of the feedback mirror transistor M4, resembling the classical 
structure refers all noise sources back to the gate of the input device. This is anti-intuition 
especially when considering M4 as a mirroring device whereas its gm is attenuating noise.  
The noise density is simulated and plotted over frequency in Figure 6.4.  
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Comparing  to equation (6.12), at low frequencies, the noise is constantly attenuated by gm,M4, so 
the negative going slope is due to the flicker noise. As the frequency passes 𝜔𝑝1, the attenuation 
effect starts to fade away and as it reaches (𝐴𝐷𝐶 + 1)𝜔𝑝1, the attenuation is barely vanished. This 
is shown in the figure as the inflection point followed by the positive going ramp. The peak in the 
figure is created as the frequency approaches the second pole of (6.5) implied by 
𝑔𝑑𝑠,𝑀4+𝑔𝑑𝑠,𝑀5
𝐶𝑖𝑛𝑡
, and 
the noise is filtered by the integration capacitor as the frequency further goes up. 
This can be proved by plotting the impedance along with the noise as shown in Figure 6.5. 
 
 
Figure 6.4.  Simulated voltage noise density at Vo on log-log scale of the proposed high frequency 
charge amplifier. 
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Figure 6.5 agrees with the argument proposed in (6.10). 
The legitimacy of equations (6.9) and (6.12) can be verified by extracting the operating point 
parameters from the DC analysis after the circuit is correctly biased and insert them into either of 
the equations. The result is plotted over frequency along with result of AC simulation, as presented 
in Figure 6.6, which proves the accuracy of equations (6.9) and (6.12). 
Table 6.1Table 6.1 compares the proposed design with particle detector designs appeared in 
literature. 
 
 
Figure 6.5.  Simulated adjunct plot of noise (green) and impedance (pink) on log-log scale of the 
proposed high-frequency-application charge amplifier. 
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Table 6.1  Literature Comparison for the Proposed Structure on Particle Detector Applications 
Design Process Supply Voltage 
Power 
Consumption 
Equivalent Noise 
charge 
[18] 1.2 m CMOS 5 V 1 mW 
1800 rms (with 
shaper) 
[19] 0.35 m CMOS 3.3 V 1 mW 
382 rms (with 
shaper) 
This work 
(simulated) 
0.13 m CMOS 1.2 V 34.5 W 
6600 rms (without 
shaper) 
  
 
Figure 6.6.  Simulated (red solid) and predicted (blue dotted) by (6.9) impedance magnitude at node Vo 
of the proposed high frequency charge amplifier. 
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Chapter 7  
Conclusion 
In this last chapter, a figure of merit (FOM) is introduced for the charge amplifier circuits in section 
7.1; Section 7.2 will conclude the work and summarize the major contributions while further 
possible improvement, derivation and mutation based on the theory developed in this work will be 
listed in section 7.3.  
 
7.1 Tentative FOM 
Charge amplifier circuits, as one of the common type for sensor frontend electronics, are widely 
studied in various literatures. However, a convincing FOM that is commonly adopted among 
scholars remains absent. This is because, unlike data converters or LNAs etc., whose input and 
output ports are constrained under relatively fixed standard, there is no standard for the inputs of 
charge amplifiers since they interface directly with transducers, which are usually application 
specific and fully custom. Therefore, the charge amplifiers are transducer-oriented and designed 
to acquire currents in different natures. It is hard to compare circuit performances while the inputs 
are distinct. In addition, it is unfair to judge two application-oriented circuits that favors different 
performance aspects on a same scale.   
For example, in particle detector applications, an event is translated to a unipolar current pulse, 
whose energy level is proportional to the total charge amount due to the event. How small an 
energy level the electronics can distinguish between two events signifies the resolution of the 
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detector. This ability is decisive for a detector and is determined by the electronic noise, which is 
therefore the performance indicator in highest demand.  
In another case, for a fluid temperature sensing application, the current varies slowly in a bipolar 
continuous pattern. The charge signal is affluent. More of a concern here is whether the output 
voltage amplitude can faithfully reflect the large charge amount accumulated. This is fathomed as 
linearity.  
It is inappropriate to accuse if the first scenario suffers from poor linearity, because the charge 
signals are tiny and the parameter of interest is a differential value, which is even smaller. It is also 
unreasonable to boast if the second scenario achieves very low noise whereas the signal is in 
affluence. Just like in a receiver chain, noise figure occupies a heavier weight in most LNA FOMs 
than intercept point (IIP3) while mixer FOMs do the opposite. 
Additionally, in high-frequency unipolar designs, although the voltage has to be reset timely to 
ensure the counting rate, realizing a reset path in such frequency region is not a challenging task. 
In low frequency bipolar design, although resetting is more robust, it is normally non-trivial to 
realize continuous resetting path on chip in such frequency range.  
To legitimately gauge overall performances of charge amplifiers targeting on various applications 
that favor different aspects with a single FOM is not an easy task.  
This work limits interest to charge amplifiers that resolves continuous low- to mid-frequency 
transducer signal. It is assumed that in portable biomedical applications, the FOM favors low 
power consumption, high robustness and low noise. 
The derivation of a FOM begins with reviewing the noise efficiency factor (NEF) [20], which is a 
widely adopted FOM for voltage amplifiers in portable biomedical applications. A new concept is 
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thereafter proposed to characterize trans-impedance amplifiers: trans-impedance efficiency (TE). 
The FOM is finally presented by combining the two. 
7.1.1 Noise Efficiency Factor 
The noise efficiency factor is defined as: 
𝑁𝐸𝐹 = 𝑉𝑟𝑚𝑠,𝑖𝑛√
2𝐼𝑡𝑜𝑡
𝜋𝑈𝑇∙4𝑘𝑇∙𝐵𝑊
     ( 7.1 ) 
where 𝑉𝑟𝑚𝑠,𝑖𝑛 is the input referred RMS noise voltage of the voltage amplifier, Itot is the total 
current consumption, UT represents the thermal voltage and BW is the -3dB amplification 
bandwidth if single-pole system is assumed.  
Rearrange (7.1) to a more readable form yields: 
𝑁𝐸𝐹 =
𝑉𝑟𝑚𝑠,𝑖𝑛
√
𝜋
2
𝐵𝑊∙
4𝑘𝑇
𝐼𝑡𝑜𝑡/𝑈𝑇
=
𝑉𝑟𝑚𝑠,𝑖𝑛
√𝐵𝑊𝑛𝑉𝑖𝑛,𝐼𝑡𝑜𝑡
2
=
𝑉𝑟𝑚𝑠,𝑖𝑛
𝑉𝑟𝑚𝑠,𝑖𝑛,𝐵𝐽𝑇
   ( 7.2 ) 
where BWn denotes the noise bandwidth and 𝑉𝑖𝑛,𝐼𝑡𝑜𝑡
2  is the noise voltage power density discovered 
at the base terminal if a BJT transistor is biased with Itot. 
Thus, (7.2) suggests that NEF describes a ratio between the noise generated by the amplifier under 
test and the base referred noise of a single BJT device if same amount of current is supplied. This 
implies that the smallest NEF a practical circuit can achieve is unity. 
7.1.2 Trans-Impedance Efficiency 
Any charge amplifier is meant to resolve signals with certain frequency component and designing 
an ideal integrator over all frequencies is not a trivial task. As described in both 2.3.2 and 4.3.4, 
the trans-impedance function of a circuit is manipulated such that it resemble an integrator across 
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certain frequency range. It is better understood with the help of Figure 4.10 whereas the amplitude 
plot is redrawn in Figure 7.1 for convenience. 
It can be concluded from Figure 7.1 that for both cases, the trans-impedance function is only 
instrumental from 10 Hz to 100 kHz. That is to say, on other frequencies (low frequencies in this 
case), the high trans-impedance is barren and degrades the tolerance to leakage current. 
Therefore trans-impedance efficiency is defined as: 
𝑇𝐸 = √
∫ 𝑍𝑇
2(𝑓)𝑑𝑓
𝑓𝑜𝑝
0
𝐵𝑊
     ( 7.3 ) 
where fop denotes the minimum operating frequency, BW is the maximum operating frequency. 
This number signifies how efficiently the trans-impedance function utilize the band. If the trans-
impedance function exhibits low trans-impedance at frequencies other than the operating 
frequencies, which means that current signals with unwanted frequency components is not passing 
through, this number will be low.  
 
Figure 7.1.  Trans-impedance function plot of a proposed and conventional charge amplifier. 
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7.1.3 Tentative Figure of Merit 
The noise efficiency of a custom charge amplifier design can also be quantified by comparing with 
a single bipolar transistor if the same level of current is supplied. Therefore the noise FOM is 
defined as: 
𝐹𝑂𝑀 =
𝑉𝑟𝑚𝑠,𝑜𝑢𝑡
𝑖𝐵𝐽𝑇̅̅ ̅̅ ̅̅ ∙𝑇𝐸∙√𝐵𝑊
=
𝑉𝑟𝑚𝑠,𝑜𝑢𝑡
𝑇𝐸∙√
4𝑘𝑇𝐼𝑡𝑜𝑡𝐵𝑊
𝑈𝑇
   ( 7.4 ) 
where Vrms,out represents the output RMS noise of the circuit, and 𝑖𝐵𝐽𝑇̅̅ ̅̅ ̅ represents the collector 
current noise power density of the bipolar transistor. 
The denominator of (7.4) calculates the output RMS voltage noise of a charge amplifier that is 
composed of a single-bipolar-transistor gain stage supplied by the same amount of current, and its 
feedback realized by a similar trans-impedance function.  
This FOM value should always be greater than unity. 
 
7.2 Summary of Original Contribution 
This work proposed a novel charge signal acquisition circuit structure along with its unique 
analytical and design methodologies. The new structure achieved open-loop current integration. 
The capacitive node is reset by incremental MOS drain resistance and DC biased by a pole-zero 
controlled voltage buffer. The functionality can be envisaged as a capacitive feedback in parallel 
with a frequency-dependent pseudo resistance. The concept of trans-impedance function is 
proposed and emphasized in the analytical process of this structure. The functionality of the 
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structure and its mathematically developed theory are proved legitimate on silicon within multiple 
frequency ranges. 
The unique features that the proposed structure renders include: 
• Large on-chip pseudo resistance in an expectable range is realized for low frequency 
operation: 1010𝛺 with +/- 30% tolerance compared to 1011𝛺 with 500x variation [3]. 
• Bandwidth limitation for current integration is extended to transit frequency (ft), compared 
to gain bandwidth product (GBW) of gain stage for conventional structure. 
• Strong leakage current tolerance: 
𝐼𝑙𝑒𝑎𝑘
𝐼𝑡𝑜𝑡
< 30% compared to 0.0025% [11]. 
• Current manipulation capability is inherited for this structure, which is not observed in 
literature. 
 
7.3 Possible Follow-ups 
As the reader may notice, both low-frequency exercises described in Chapter 4 and 5 employed 
step-down current mirrors while the high-frequency exercise utilized simple current mirror. It 
could be beneficial to investigate the noise performance if step-up current mirror is adopted, where 
the noise will be attenuated when referring to the input. 
Also, it could be interesting to investigate the viability of the proposed structure on capacitive 
voltage amplifiers. As far as the author can foresee, the current manipulation capability and 
extended bandwidth could be valuable feature for those applications. 
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